

SEMINARIO MEMS MicroElectroMechanical Systems

Docente: Prof. Marco Balucani
E-mail: balucani@die.uniroma1.it
Tel: +39 06 44585846

M. Balucani

MEMS Seminario 1/211


- SOMMARIO
 - Prologo
 - Introduzione
 - Scaling
 - Processi Tecnologici Fondamentali
 - Esempi di Processi MEMS

M. Balucani

MEMS Seminario 2/211

PROLOGO

A. Wafers, Chips, Boards



Electronic systems are made from PC boards.
(Printed Circuit boards)



PC Boards have chips on them
and some other electronic components.
Most of the system electronics is in the chips.
A chip is an integrated circuit (IC)



Chips are cut from silicon wafers.
On the wafers (or slices),
chips are called die (or dice, or bars)

M. Balucani

MEMS Seminario 3/211

SAPIENZA
UNIVERSITÀ DI ROMA

PROLOGO

1. Photolithography

Boards:
Photolithography is used to make the wires.
Wires are called "interconnect".


Wafers:
Photolithography is used to make the wires,
and also the components beneath.

As a simple example of photolithography,
consider the printing of a PC board:

Start with a drawing of the wires that are needed.



M. Balucani MEMS Seminario 4/211



SAPIENZA
UNIVERSITÀ DI ROMA

PROLOGO

Mask

Go to a specialty photo shop and get a print made;
dark image on clear background,
positive, not negative tone:




This print is the mask, to be used like masking tape.

M. Balucani MEMS Seminario 5/211

SAPIENZA
UNIVERSITÀ DI ROMA


PROLOGO

Photoresist

Photoresist is a liquid
that can be applied as a thin film
like paint.

It acts like the photographic film in a camera.

An image can be developed in photoresist.




M. Balucani MEMS Seminario 6/211



PROLOGO

Exposure

Prepare a PC blank and lay the print on top of it:




M. Balucani

MEMS Seminario 7/211

PROLOGO

Develop

After developing, the photoresist image is identical to the original drawing.





M. Balucani

MEMS Seminario 8/211

PROLOGO

Etch

Etch the copper. Use a tank of strong acid.
The acid is a liquid in water.
The acid chemically reacts with the copper.
The reaction chemical dissolves in water.



M. Balucani

MEMS Seminario 9/211

SAPIENZA
UNIVERSITÀ DI ROMA

PROLOGO

Strip

Remove the photoresist. Use a strong solvent.
The copper image is identical to the original drawing.

(The copper is coated with solder.)

**We know how to do
PCB**

**What About
IC and MEMS**




INTRODUZIONE

Comunicare, ovvero scambiare informazioni, significa variare in modo opportuno delle grandezze fisiche

Perché la comunicazione abbia luogo è necessario che il fruitore dell'informazione sia in grado di attribuire un significato alla variazione rilevata

Chiamiamo segnale una qualsiasi grandezza fisica variabile nel tempo che per convenzione o per natura sia "significativa"

Mentre chiamiamo disturbo un segnale "non significativo" che interferisce durante la comunicazione




M. Balucani

MEMS Seminario 11/311



INTRODUZIONE

L'Elettronica si occupa di elaborare e trasmettere segnali elettrici (per esempio, correnti elettriche, differenze di potenziale, campo elettromagnetico, etc...)



M. Balucani

MEMS Seminario 12/211

A presentation slide with a background of a printed circuit board. The top left features the logo of Sapienza University of Rome, which includes a red circular emblem with a star and the text "SAPIENZA UNIVERSITÀ DI ROMA". The top right has the word "INTRODUZIONE" in large blue letters. Below the title, the text "IMEKO International Measurement Confederation" is displayed. The main content area contains two definitions: one for "SENSORE" and one for "TRASDUTTORE", both in Italian. A horizontal line with the text "M. Balucani" and "MEMS Seminario 13/211" is at the bottom.

The diagram shows a central starburst icon labeled "IMEKO". To its left, a box contains the text: "Trasformatori di variabile", "apparati che rientrano nella", "categoria dei sensori non", "avendo in uscita una", "grandezza elettrica". To the right of the starburst, the acronym "IEC" is written above a double-headed arrow pointing to the word "SENTORE". Below the starburst, another double-headed arrow points between the words "SENTORE" and "TRASDUTTORE". At the bottom, two more double-headed arrows connect "TRASDUTTORE" to "CONVERTITORE" and "CONVERTITORE" to "TRASDUTTORE".

**SAPIENZA
UNIVERSITÀ DI ROMA**

INTRODUZIONE

IEC International Electrotechnical Committee

Convenzione

TRASDUTTORE: È un dispositivo in grado di trasformare una grandezza fisica qualsiasi non elettrica in un'altra elettrica

CONVERTITORE: È quel dispositivo che ha sia in ingresso che in uscita una grandezza elettrica

Trasformatori di variabile
apparati che rientrano nella
categoria dei sensori non
avendo in uscita una
grandezza elettrica

IMEKO

IEC

SENTORE

TRASDUTTORE

TRASDUTTORE

CONVERTITORE

1986 Padova - proposto il termine *Senduttore*

M. Balucani

MEMS, Seminario 14/211

The diagram illustrates the IMEKO measurement chain and its relationship to physical variables:

- IMEKO** con def. Trasformatori di variabili
- Measurement Chain:**
 - Sensore → Trasduttore → Elaborazione e Trasmissione → Trasduttore → Attuatore
 - Legend: Grandezza fisica significativa (Significant physical quantity)
- Physical Variables (Variables):**
 - Elettromagnetismo (Electromagnetism)
 - Electricità (Electricity)
 - Intensità luminosa (Luminous intensity)
 - Termodinamica (Thermodynamics)
 - Chimica (Chemistry)
 - Dinamica (Dynamics)
 - Statica (Cinematica) (Statics (Cinematics))
 - Bio-medicina Acustica (Bio-medical Acoustics)
 - Intensità patologici (Pathological intensity)

SAPIENZA
UNIVERSITÀ DI ROMA

INTRODUZIONE

MEMS: MicroElectroMechanical System

Un sistema microelettromeccanico è insieme di passi di fabbricazione (micro-fabbricazione) che contiene componenti elettronici e sensori e/o attuatori di una grandezza fisica significativa con dimensioni che vanno dal nano-metro al millimetro.



µm < L < 300µm
Surface Micromachined "Classic MEMS"

300 µm < L < 3 mm
Bulk silicon/wafer bonded structures "MEMS"

10 nm < L < 1 µm
NanoelectroMechanical Systems "NEMS"

USA: Microdynamics, Mechatronics
Europa: Micro System (Technology), Mechatronics
Japan: Micromachines, MicroRobots, Mechatronics

M. Balucani MEMS Seminario 16/211



SAPIENZA
UNIVERSITÀ DI ROMA

INTRODUZIONE

[The First Integrated Circuit \(?\)](#)

Jack Kilby, Texas Instruments, (1958)

Robert Noyce, Fairchild, (1968)

M. Balucani MEMS Seminario 19/211

SAPIENZA
UNIVERSITÀ DI ROMA

INTRODUZIONE

- Use lithography to simultaneously make all of the devices.
- Use oxidation to passivate and insulate the semiconductor surface.
- Use lithography and etching to simultaneously create all the semiconductor contacts.
- Use metal film deposition and lithographic patterning to simultaneously create all of the wiring.

A Manufacturing (Assembly) Breakthrough

M. Balucani MEMS Seminario 20/211




SAPIENZA
UNIVERSITÀ DI ROMA

INTRODUZIONE

Line Widths

(Chadwick, 1960)

M. Balucani MEMS Seminario 21/211



The three paradigms for integrated circuit evolution:

- massively parallel manufacture of circuit elements
- scaling
- materials substitution
nanomaterials?

INTRODUZIONE

MEMS History

- 1950s: Silicon anisotropic etchants (e.g. KOH) discovered at Bell Labs
- Late 1960s: Honeywell and Philips commercialize piezoresistive pressure sensor utilizing a silicon membrane by anisotropic etching
- 1960s-70s: research at Stanford on implanted silicon pressure sensor, neural probes, and a wafer scale chromatography
- 1980s: The first Silicon Valley microsensor and microstructure industry by K. Petersen (IBM), H. Allen, J. Knutti, S. Terry (ex Stanford students)
- Early 1980s: Berkeley and Wisconsin demonstrate polysilicon structural layers and oxide sacrificial layers...rebirth of surface micromachining
- 1984: integration of polysilicon microstructures with NMOS electronics
- 1987: Berkeley and Bell Labs demonstrate polysilicon surface micromechanism; MEMS becomes the name in U.S.; Analog Devices begins accelerometer project
- 1988: Berkely demonstrates electrostatic micromotor, stimulating major interest in Europe, Japan and U.S.; Berkely demonstrates the electrostatic comb drive
- 1990s: silicon ink-jet print heads become a commodity


M. Balucani

MEMS Seminario 28/211

INTRODUZIONE

Electrostatic Comb-Drive Resonator

New Idea: Structure moves laterally to surface



C. Nguyen and
R. T. Howe,
IEEE IEDM,
Washington, D.C.
December 1993


M. Balucani

MEMS Seminario 29/211

INTRODUZIONE

Analog Device Accelerometers

- Integration with BiCMOS linear technology
- Lateral structures with interdigitated parallel plate sense/feedback capacitors



• ADXL - 05
(1995)

M. Balucani

MEMS Seminario 30/211

Esempi di MEMS

**SAPIENZA
UNIVERSITÀ DI ROMA**

INTRODUZIONE

Self-Assembly Processes

Alien Technologies, Gilroy, Calif.
chemically micromachined "nanoblock" silicon CMOS chiplets fall into minimum energy sites on substrate

nanoblocks being fluidically self-assembled into embossed micro-pockets in plastic antenna substrate

Prof. J. Stephen Smith, UC Berkeley EECS Dept.

M. Balucani MEMS Seminario 31/211

Esempi di MEMS

**SAPIENZA
UNIVERSITÀ DI ROMA**

INTRODUZIONE

Power Fuel Cell Stacks (April 2005) Neah Power Systems

M. Balucani MEMS Seminario 32/211

Esempi di MEMS

**SAPIENZA
UNIVERSITÀ DI ROMA**

INTRODUZIONE

Mission Impossible

Military self destruction chips
USA
RUSSIA
CINA

M. Balucani MEMS Seminario 33/211

Esempi di MEMS

SAPIENZA
UNIVERSITÀ DI ROMA

INTRODUZIONE

Power Needs of Radio

Present Time

Micro Power Output

Micro Power & Integration

Battery printed on mote

M. Balucani MEMS Seminario 34/211

Esempi di MEMS

SAPIENZA
UNIVERSITÀ DI ROMA

INTRODUZIONE

Proof Mass 1.5 x 1.5 x 1 mm Magnet L_b

7mm L_a

Anche sfruttando radioattività

Particelle $\beta^{(+,-)}$

(-) Elettrone e antineutrino
(+) Positrone e neutrino

PFM tip

Ferroelectric film

Bender Substrate

Applied Load

M. Balucani MEMS Seminario 35/211

Esempi di MEMS/NEMS

SAPIENZA
UNIVERSITÀ DI ROMA

INTRODUZIONE

MEMS (NEMS?) Memory: IBM's Millipede

Array of AFM tips write and read bits: potential for low and adaptive power

"MILLIPEDE"



Highly parallel, very dense AFM data storage system

2D cantilever array chip

Multiplex driver

Storage medium (thin organic film)

M. Balucani MEMS Seminario 36/211



The image displays four scanning electron micrographs (SEM) of Micro-Electro-Mechanical Systems (MEMS) components, arranged in a 2x2 grid. Each micrograph includes technical data at the bottom.

- Comb fingers:** Shows a series of interdigitated metal structures. Data: 6372 28KV 12.200 100% HC28
- Rotary motor:** Shows a central hub with radial arms and a spiral-shaped coil. Data: 6311 28KV 4110 100% HC28
- Hinge:** Shows a three-dimensional, U-shaped metal hinge structure. Data: 6311 28KV 25.000 100% HC28
- Hub:** Shows a central circular hub with multiple radial spokes. Data: 6311 28KV 12.000 100% HC28




The slide displays four microscopy images (A, B, C, D) illustrating microfluidic structures:



- A:** SEM image showing a dense array of 3D microchannels in PDMS. A red arrow points to the channels. Scale bar: 500 μm.
- B:** SEM image of a single microchannel with a circular reservoir at one end. Scale bar: 200 μm.
- C:** Optical image of two PMMA structures with microstructures. Scale bar: 1 μm.
- D:** Optical image of a PMMA structure with a rectangular reservoir and internal features. Scale bar: 100 μm.

Microcanali 3D in PDMS

Microstrutture in PMMA realizzate attraverso Hot Embossing

INTRODUZIONE





SAPIENZA
UNIVERSITÀ DI ROMA

INTRODUZIONE

Cleanroom Classification

Federal Standard 209
(Version A-D)
US 1963-1988

Class limits :N° di particelle per ft³

Classe	Dimensioni delle particelle (μm)				
	0.1	0.2	0.3	0.5	5
1	35	7.5	3	1	NA
10	350	75	30	10	NA
100	NA	750	300	100	NA
1000	NA	NA	NA	1000	7
10 000	NA	NA	NA	10 000	70
100 000	NA	NA	NA	100 000	700

ISO 14644-1
Classification

	Concentrazione massima (particelle/m ³)					
	0.1 μm	0.2 μm	0.3 μm	0.5 μm	5 μm	
ISO Class 1	2	—	—	—	—	
ISO Class 2	350	24	10	4	—	
ISO Class 3	1000	237	102	35	8	
ISO Class 4	10 000	2370	1020	352	83	
ISO Class 5	100 000	23 700	10 200	3 420	832	29
ISO Class 6	1 000 000	237 000	102 000	33 200	8320	293
ISO Class 7	3 000 000	711 000	306 000	93 200	83200	2 930
ISO Class 8	10 000 000	2 370 000	1 020 000	332 000	832000	29 300
ISO Class 9	30 000 000	71 100 000	30 600 000	3 320 000	8320000	293 000

M. Balucani MEMS Seminario 49/211

SAPIENZA
UNIVERSITÀ DI ROMA

INTRODUZIONE

Market

Fabless (Progettazione) — Market — Foundry (Realizzazione)

- PROGETTAZIONE Fabless
- REALIZZAZIONE Foundry
- PROGETTAZIONE/REALIZZAZIONE Captive

M. Balucani MEMS Seminario 50/211

SAPIENZA
UNIVERSITÀ DI ROMA

INTRODUZIONE

Modelli Business

Partecipanti	FOUNDRY	ULM ASIM-PMIS	Ind. Com. ASIM-PMIS
Produttore di circuiti	Si, produzione con filiali o SOI chiavi	Si, produzione con filiali o SOI chiavi	Si, segue la progettazione e la realizzazione
Cooperativi di Progettazione	No	Si	Si
Avvocato con il circuito	Nessuno o solo Collaboratore	Nessuno	Nessuno o solo collaboratore
Organici Manufacturier	Si	Si	Si, si gestisce anche la realizzazione della SOI

Stammodruck, Contract Manufacturing

ASIM-PMIS Business

M. Balucani MEMS Seminario 51/211

SAPIENZA
UNIVERSITÀ DI ROMA

INTRODUZIONE

D/M/E/T
FABLESS must!

D/E/F Alignment Verification Data Requirements

- Physical Layout Design Rules
 - ▲ Minimum geometry (minimum design ground rules)
- Mechanical and Electrical Design Rules
- E_{tc} Expected, best and worst case for device mechanical and electrical parameters
 - ▲ (e.g., V_p, L_{sd}, V_{ce} etc.)
 - ▲ Parasitic effects
- Process Equipment List (baseline set under consideration)
- Process Flow
- Product and Technology Roadmap

M. Balucani MEMS Seminario 52/211

SAPIENZA
UNIVERSITÀ DI ROMA

Scaling

- Why is scaling important for MEMS?
 - MEMS are often >1000x smaller than macro counterparts.
 - We need to develop new intuition of microscale phenomena.
 - Otherwise, different scaling of any one property can be a big roadblock!
- Constraints on life
 - Land-based life contends with gravity at large scale, drying out at small scale.
 - Water-based life increases range of sizes by evading gravity and drying out.

M. Balucani MEMS Seminario 53/211

SAPIENZA
UNIVERSITÀ DI ROMA

Scaling

Bug's Life

- Most abundant creatures are 1-2 mm in size.
- Walking on water is possible as surface tension supports small weights, but swimming is not fun.
- Bugs are cold-blooded to manage faster cooling and heating.
- Bugs are not easily injured.
- They can lift 10-50x their weight.
- They jump roughly as high as people do!

Work = weight × height
Force ~ muscle mass

M. Balucani MEMS Seminario 54/211



SAPIENZA
UNIVERSITÀ DI ROMA

Scaling

J. B. Haldane (www.physsl.com/Education/essay_haldane.cfm)
Can a flea out-jump a man?
People still believe that if a flea were as large as a man it could jump a thousand feet into the air. As a matter of fact the height to which an animal can jump is more nearly independent of its size than proportional to it.
Do you believe it?

Q: How high can an animal jump?
The force that can be applied by a limb is proportional to its area. The work done by the limb is the force applied over the distance traveled...

$$A = \alpha L^2, l = \lambda L \Rightarrow W = kAI = k\alpha\lambda L^3$$

The work done is transformed into gravitational potential energy:

$$mgh = W \Rightarrow$$
$$h = W / mg = k\alpha\lambda L^3 / \rho g L^3 = k\alpha\lambda / \rho g$$

Scaling

Swimming

- Mass of muscles $\sim [s^3]$
- Drag force $F_D \sim [s^2]$
- Larger creatures have greater swimming speed



Flying is more complex

- Mass of muscles $\sim [s^3]$
- Weight $\sim [s^3]$
- Drag force $F_D \sim [s^2]$
- Lift force $F_L \sim [s^4]$
- Larger means faster flight but more power to keep weight aloft




SAPIENZA
 UNIVERSITÀ DI ROMA

Scaling

Matrix Formalism

Matrix shows dependence on length scale [s] for different cases in simple format. Nominally s=1, if s is then changed to 0,1 all dimension of the system are decreased by a factor of ten if the law is linear

$$F = \begin{bmatrix} s^1 \\ s^2 \\ s^3 \\ s^4 \\ \dots \\ \dots \\ s^{n-1} \\ s^n \end{bmatrix} \quad F = \begin{bmatrix} s^1 \\ s^2 \\ s^3 \\ s^4 \\ \dots \\ \dots \\ s^{n-1} \\ s^n \end{bmatrix} \quad a = \frac{F}{m} = \left[s^F \prod s^{-3} \right] = \begin{bmatrix} s^{-2} \\ s^{-1} \\ s^0 \\ s^1 \end{bmatrix}$$

$$t = \left(\frac{2x}{a} \right)^{\frac{1}{2}} = \left(\frac{2xm}{F} \right)^{\frac{1}{2}} = \left([s^1][s^3][s^{-F}] \right)^{\frac{1}{2}} = \begin{bmatrix} s^{1.5} \\ s^1 \\ s^{0.5} \\ s^0 \end{bmatrix}$$

W.S.N. Trimmer, Sensors and Actuators, 19 (1989) 267-287

M. Balucani

MEMS Seminario 57/211


Scaling

Power

$$P = \frac{Fx}{t} = \begin{bmatrix} s^1 \\ s^2 \\ s^3 \\ s^4 \end{bmatrix} \begin{bmatrix} s^1 \\ s^1 \\ s^1 \\ s^1 \end{bmatrix} \begin{bmatrix} s^{-1.5} \\ s^{-1} \\ s^{-0.5} \\ s^0 \end{bmatrix} \Rightarrow P = \begin{bmatrix} s^{0.5} \\ s^2 \\ s^{3.5} \\ s^5 \end{bmatrix} \Rightarrow \frac{P}{V} = \begin{bmatrix} s^{-2.5} \\ s^{-1} \\ s^{0.5} \\ s^2 \end{bmatrix}$$

Power generated

Force laws with higher power than s^2 , the power generated per volume degrades as scale decreases



80kV 10kV X2,200 10μm 4039

M. Balucani MEMS Seminario 58/211

Scaling

Bubble Pressure

The net upward force on the top hemisphere of the [bubble](#) is just the [pressure](#) difference times the area of the equatorial circle:

$$F_{\text{upward}} = (P_i - P_o) \pi r^2$$

The [surface tension](#) force downward around circle is twice the surface tension times the circumference, since two surfaces contribute to the force

$$F_{\text{downward}} = 2\gamma(2\pi r)$$

This gives

$$P_i - P_o = \frac{4\gamma}{r} \quad \text{for a bubble}$$

$$P_i - P_o = \frac{2\gamma}{r} \quad \text{for a droplet which has only one surface}$$



This latter case also applies to the case of a bubble surrounded by a liquid, such as the case of the [alveoli of the lungs](#).

Δp for water drops of different radii at [STP](#)

Droplet radius	1 mm	0.1 mm	1 μm	10 nm
Δp (atm)	0.0014	0.0144	1.436	143.6

M. Balucani MEMS Seminario 59/211

Scaling

Surface Tension


- Surface tension or capillary forces scale with perimeter of wetted area $\sim [s^{-1}]$
 - Bug (10 mg) needs 1 mm of foot edge to walk on water
 - Human (60 kg) would need feet with 8000 m perimeter

$$\Delta P = \frac{2\gamma}{R} \Rightarrow F = \Delta PA$$

$$F = [s^{-1}] [s^2] = [s^1]$$

Use surface tension of liquid polymer and molten metal droplets to self-assemble hinged MEMS into desired positions.

- $\gamma_{\text{water}} = 72 \text{ mN/m}$, $\gamma_{\text{polymer}} = 39 \text{ mN/m}$ at 25°C
- $\gamma_{\text{Cu-Ti solder}} = 319 \text{ mN/m}$ at 100°C, $\gamma_{\text{Au}} = 1070 \text{ mN/m}$ at 1200°C, $\gamma_{\text{silicon dioxide glass}} = 296 \text{ mN/m}$ at 1000°C



380x1177 5um 0 = solder angle

M. Balucani MEMS Seminario 60/211



Mechanical Strength

Cantilever bending (Mechanical Parameters)

Density of Material = 3.5×10^3 kg/m³

Young's Modulus = 10^{12} N/m²

Deflection d



Material properties such as Young's modulus remain approximately the same in the micro and macro versions.

However, they are relatively more different in case of nano dimensions because nano dimensions come closer to molecular level.

M. Balucani

MEMS Seminario 61/211



Mechanical Strength

Consider that the dimensions of the cantilever are reduced 10000 times, i.e. the length, width and thickness change from 100 cm, 10cm and 1cm to 100microns, 10 microns and 1 micron respectively.

If S represents any dimension in general then,

Mass

Mass = Density x Volume = Constant x S³

Therefore mass goes down $(10^4)^3$ or is reduced 10^{12} times as the original beam

Strength to Mass Ratio

Total strength scales with its cross-sectional area. Hence, total strength scales as S². Hence, total strength to mass ratio scales as S⁻¹.

As a result, the micro cantilever is 10^4 times stronger than the macro model.

M. Balucani

MEMS Seminario 62/211



Mechanical Strength

$$\text{Deflection } d = \frac{F l^3}{3 E I} = \frac{4 F l^3}{E b t^3}$$

Young's Modulus Force
 length
 Moment of Inertia
 width
 thickness

Force will vary with cross-sectional area if the stress is to be kept constant

Therefore, deflection is proportional to S⁻¹. Therefore, the same stress is generated in the two models if the deflection in the microcantilever is 10^{-4} times the deflection in the macro model, thus maintaining the bending shape.

A much smaller force can be sensed (10^{-8} times) with the micro cantilever.

Strength-to-weight ratio = area/weight $\sim [s^{-1}]$

Stiffness $\sim [s^1]$

M. Balucani

MEMS Seminario 63/211


SAPIENZA
UNIVERSITÀ DI ROMA

Scaling

Frequency

$$f_s = \frac{1}{2\pi} \sqrt{\frac{k}{m}}$$

Frequency scales as the square root of the ratio of the stiffness and mass. Thus, frequency scales as S^{-1} . Hence, micro and nano applications can be high frequency applications.



Huang et al have achieved a nanomechanical silicon carbide resonator for ultra high frequency applications.

Resonant frequencies have been as high as 632 MHz.

Reference : <http://www.bu.edu/nems/SiC%20high%20frequency%20Henry.pdf>

MEMS cantilever $100 \times 3 \times 0.1 \mu\text{m}^3$, $f_0=12 \text{ kHz}$
 NEMS cantilever $0.1 \times 0.01 \times 0.01 \mu\text{m}^3$, $f_0=1.2 \text{ GHz}$


M. Balucani MEMS Seminario 64/211

SAPIENZA
UNIVERSITÀ DI ROMA

Scaling

Electrostatic Forces

- Calculate the force exerted between the plates of a parallel plate capacitor

$$F = -\frac{\partial U}{\partial x}$$


$$U = \frac{1}{2} CV^2$$

$$C = \epsilon_0 \frac{A}{d}$$

$$V = Ed$$

$$U = \frac{1}{2} \epsilon_0 A E^2$$


M. Balucani MEMS Seminario 65/211

SAPIENZA
UNIVERSITÀ DI ROMA

Scaling

Electrostatic Forces

- Two regimes in breakdown voltage V_b vs. spacing d curve
 - As d approaches mean free path λ of insulator molecules, fewer molecules are around to be ionized



$$F = -\frac{1}{2} \epsilon_0 \frac{\partial}{\partial x} [x d E^2]$$

$$F = [x^2] E^2; \quad E = V/d$$

$$V_b = [x^2] \quad \text{or} \quad [V]$$

$$E_b = [x^{1/2}] \quad \text{or} \quad [V]$$

$$F = [x^2] \quad \text{or} \quad [V^2]$$

M. Balucani MEMS Seminario 66/211

SAPIENZA
UNIVERSITÀ DI ROMA

Magnetic Forces

- Constant current density $\sim [s^1]$

$$F_{\text{magnetic}} = \begin{bmatrix} - \\ \ell^2 \\ \ell^2 \\ \ell^2 \end{bmatrix}$$

$$J_{\text{magnetic}} = \begin{bmatrix} - \\ \ell^{-1} \\ \ell^{-0.5} \end{bmatrix}$$

$$F = \frac{\mu_0}{2\pi} I J_s \frac{\ell}{d} = \frac{\mu_0}{2\pi} I J_s \frac{\ell}{d} = [s^4]$$

MagLatch™ RF MEMS Switch

M. Balucani MEMS Seminario 67/211

SAPIENZA
UNIVERSITÀ DI ROMA

Scaling

Electrostatic vs. Magnetic Microactuation

- Electrostatics:**
 - Generally better scaling at microscale
 - Simple actuation with pair of electrodes separated by insulator
 - Voltage switching easier than current switching
 - Energy loss through Joule heating is lower
 - High-force short-range motion concentrated, as in stepper motor
- Magnetics:**
 - Absolute forces, displacements larger
 - Can operate in harsh environments
 - Magnetic materials not standard
 - 3D magnetic harder to microfabricate using planar IC processes
 - High currents, power dissipation

$$F_{\text{electrostatic}} = \begin{bmatrix} s^2 \\ s^2 \\ - \\ - \end{bmatrix}$$

$$F_{\text{magnetic}} = \begin{bmatrix} - \\ s^2 \\ s^2 \\ s^4 \end{bmatrix}$$

M. Balucani MEMS Seminario 68/211

SAPIENZA
UNIVERSITÀ DI ROMA

Scaling

0005 10KV X2,200 10µm W039

An electrostatic micromotor An electrostatic comb drive actuator

M. Balucani MEMS Seminario 69/211

Inertia

- The dimensionless Reynolds number Re represents ratio of inertial to viscous forces (drag)

- fluid density ρ
- object velocity v
- characteristic object length or diameter D
- fluid viscosity μ

$$v = 500 \text{ }\mu\text{m/s}$$

$$d = 50 \text{ }\mu\text{m}$$


$$\mu_{\text{air}} = 1 \times 10^{-5} \text{ m}^2/\text{s}$$

$$\mu_{\text{water}} = 15 \times 10^{-5} \text{ m}^2/\text{s}$$

$$Re_{\text{air}} = 0.0016$$

$$Re_{\text{water}} = 0.025$$

$$Re = \frac{\rho v d}{\mu} = [s^2]$$



M. Balucani

MEMS Seminario 70/211


Diffusion

- Diffusion times (particle and thermal) $\sim [s^2]$

- Moving at microscale mediated only by diffusion
- Time to diffuse over 10 μm million times faster than over 1 cm
- Heat is conducted out of small structures quickly, so good thermal insulation for microstructures possible

$$D = \frac{kT}{6\pi\eta r} \quad \tau = \frac{x^2}{6D}$$

Volume	1 μL	1 nL	1 pL	1 fL	1 aL
Length of cube side x	1 mm	100 μm	10 μm	1 μm	100 nm
Time to diffuse x	500 s	5 s	0.05 s	0.5 ms	0.05 ms




M. Balucani

MEMS Seminario 71/211

Microreactors

- Heat transfer and mass transfer $\sim [s^2]$
- Higher surface area to volume ratios give microreactors higher yields.



M. Balucani

MEMS Seminario 72/211

SAPIENZA
UNIVERSITÀ DI ROMA

Scaling

Summary of the scaling

$$F = \begin{bmatrix} S^1 \\ S^2 \\ S^3 \\ S^4 \end{bmatrix}$$



- surface tension, electrostatic where $E=[s^{-0.5}]$
- electrostatic where $E=[s^0]$, pressure forces, biological force, magnetic where $J=[s^{-1}]$
- magnetic where $J=[s^{-0.5}]$
- magnetic where $J=[s^0]$




Force law that behave as $[s^1]$ and $[s^2]$ are the most promising

Don't fight forces that scale as $[s^1]$

- Friction

M. Balucani MEMS Seminario 73/211





SAPIENZA
UNIVERSITÀ DI ROMA

Processi Tecnologici Fondamentali

Monocrystalline Silicon

Polycrystalline Silicon

M. Balucani MEMS Seminario 79/211

Silicon wafer fabrication

SAPIENZA
UNIVERSITÀ DI ROMA

Processi Tecnologici Fondamentali

Crystal Pulling is the next step in the Manufacturing of a Silicon wafer. In this process the Polysilicon chunks or granules are loaded into the Quartz crucible of the Crystal pulling furnace along with a small amount of either Boron, Phosphorus, Arsenic or Antimony dopant. The Polysilicon is then melted at a process temperature of 1400° C in a high purity Argon gas ambient. Once the proper "melt" is achieved a "seed" of single crystal Silicon is lowered into the melt. Then the temperature is adjusted and the **seed** is rotated as it is slowly pulled out of the molten Silicon. The surface tension between the **seed** and the molten Silicon causes a small amount to rise with the **seed**, as it is pulled and cooled into a perfect monocrystalline ingot with the same crystal orientation as the **seed**. The cut-away view at the RIGHT is of the lower portion of the crystal pulling furnace, these machines can stand 350-500 cm high and are quite complex in nature. These furnaces also must be very stable and vibration free since the process takes hours and the slightest jarring of the furnace can break the Ingot from the seed.

Cz crystal pulling furnace

M. Balucani MEMS Seminario 80/211

Silicon wafer fabrication

SAPIENZA
UNIVERSITÀ DI ROMA

Processi Tecnologici Fondamentali

• Next the finished **Ingot** is ground to a rough size diameter (a little larger than a finished wafer) and it is either notched or flattened along its length to indicate the orientation of the Ingot. This is also a point when many inspections are made on the ingot to catch any major flaws or problems with resistivity etc. The 200mm and 150mm ingots at the RIGHT are freshly pulled and have not yet been ground, notched or flattened.

• **Slicing:** In the next step the Ingots are sliced into wafers using a diamond ID saw or other type of saw. Deionized water is used to cool the blade on this ID (inside diameter) saw. The saw at the RIGHT is slicing 150mm wafers and if you look closely you can see the major flat of the wafer on the left.

• **Lapping** is next, in this step the Ingots have now become rough cut Silicon wafers with saw marks and other defects on both sides of the wafer. Also at this point the wafer is much thicker than it will be when it is finished. Lapping the wafers accomplishes several things, it removes saw marks and surface defects from the front and backside of the wafers, it thins the wafer and relieves a lot of the stress accumulated in the wafer from the sawing process. Both before and after the lapping process many in-process checks will be done on the Silicon wafers and more fall-out will occur. After lapping the wafers go thru several cleaning /etching steps using sodium hydroxide or acetic and nitric acids to remove microscopic cracks and surface damage caused by the lapping process, this is followed by deionized water rinses.

M. Balucani MEMS Seminario 81/211

• **Edge grinding or rounding** is an important part of the wafer manufacturing process, it is normally done before or after lapping, this rounding of the edge of the wafer is very important! If it is not done the wafers will be more susceptible to breakage in the remaining steps of the wafer manufacturing process and the device manufacturing processes to come. If you look at the edge of a finished wafer you will see the edge rounding even in the notch area of 200mm and 300mm wafers. On the best **Prime wafers** the edges are also highly polished, this can improve cleaning results on wafers and reduce breakage up to 400%. **Process Specialties** has seen a notable yield differential between poorly and perfectly edge rounded material.

• **Polishing** is the next step in the wafer manufacturing process. Most Prime wafers go through 2-3 polishing steps using progressively finer **slurry** (slurry is the polishing compound). The polishing is normally done on the frontside of the wafer, but sometimes it is done on both sides. Polishing is done on huge precision machines that are capable of extraordinary tolerances.. Prior to final polishing some wafers may receive what is called **backside damage**, two examples would be bead blast and brush damage. The wafers may also receive a backside coating of **Polysilicon**, all these treatments are done to the backsides of the wafer for the purpose of **Getting defects** (later in the device manufacturing process these backside treatments will draw **defects** in the Silicon towards the backside of the wafer and away from the frontside where the devices are being built, this is called **Getting**). After polishing the wafers are rinsed in DI water and scrubbed to remove any residual slurry compounds from the wafer



M. Balucani

MEMS Seminario 82/211

• **Final Cleaning:** The next step in the process after polishing is a rather intense regimen of cleans and scrubs to remove trace metals, residues and particles from the surface(s) of the finished Silicon wafers. Normally most wafer manufacturers use a final cleaning method developed by RCA in the 1970's the first part of this clean is called SC1 and consists of Ammonium Hydroxide followed by a dilute Hydrofluoric acid clean followed by a DI water Rinse. Next the SC2 clean which consists of Hydrochloric acid and Hydrogen peroxide followed by a DI water rinse. Many companies modify these cleans to make them even more effective. After all this cleaning and rinsing the finished wafers will now go through a front and backside scrub to remove even the smallest particles.

• **Final sort and inspection:** This is one of the last steps in the long wafer manufacturing process. It is here that the wafers either meet or fail the specifications the customers (IC & MEMS manufacturers) have asked for. There are many specifications the final prime wafers must meet according to agreements made between the customers and the Silicon manufacturer. We will talk about these specifications in a generalized form here, some specifications are tighter, some more relaxed depending on the end user and their requirements. Not including particles and other visual measurements most final sorting of wafers occurs on a automated system like the ADE 9650 pictured at the RIGHT. These compact systems can measure many different parameters including Thickness, Bow-Warp, TTV, Site & Global flatness, Type and Resistivity

RCA Clean

- The most commonly used clean - the RCA clean includes multiple steps:
 - SC1 (standard clean 1) - removes organic films and particles.
 - SC2 (standard clean 2) - removes metals.
 - HF (hydrofluoric acid) - removes silicon dioxide layers.
 - May include SPM (sulfuric peroxide) - removes gross organic layers.



M. Balucani

MEMS Seminario 83/211

• **Prime Grade** - The highest grade of a silicon wafer. SEMI indicates the bulk, surface, and physical properties required to label silicon wafers as "Prime Wafers". Used to manufacture devices, etc., best grade has tight mechanical and electrical properties

• **Test Grade** - A virgin silicon wafer of lower quality than Prime, and used primarily for testing processes. SEMI indicates the bulk, surface, and physical properties required to label silicon wafers as "Test Wafers". Used in research & testing equipment.

• **Reclaim Grade** - A lower quality wafer that has been used in manufacturing and then reclaimed (etched or polished) and subsequently used again in manufacturing

M. Balucani

MEMS Seminario 84/211

SAPIENZA
UNIVERSITÀ DI ROMA

Processi Tecnologici Fondamentali

Czochralski process: widely-used to make single crystal Si

Silicon wafer fabrication

The diagram illustrates the Czochralski process for growing a single crystal silicon. It shows a seed crystal being lowered into a pool of molten silicon (Si melt) contained in a quartz crucible over a carbon heater. The resulting crystal is shown as a long, cylindrical rod. Below the diagram is a photograph of a silicon ingot.

M. Balucani MEMS Seminario 85/211

SAPIENZA
UNIVERSITÀ DI ROMA

Processi Tecnologici Fondamentali

The flowchart details the steps in silicon wafer fabrication:

- Silicio Policristallino (Polycrystalline Silicon) is melted (Fusione).
- The melt is seeded (Seme).
- The crystal grows (Crescita) into a monocrystal (Monocristallo).
- The monocrystal is cut (Taglio).
- The wafer is then chemically etched (Attacco Chimico).
- Finally, it is polished (Lucidatura) to produce a silicon wafer (Wafer di Silicio).

M. Balucani MEMS Seminario 86/211

SAPIENZA
UNIVERSITÀ DI ROMA

Processi Tecnologici Fondamentali

- Struttura cristallina cubica a diamante.
- Cella elementare di lato $a=5,43\text{\AA}$
- N° di coordinazione 4:
ogni atomo ha 4 vicini distanti $d=2,43\text{\AA}$ disposti ai vertici di un tetraedro con i quali forma dei legami covalenti
- La struttura cristallina si ottiene intersecando due celle cubiche a facce centrate traslate di $\frac{1}{4}$ lungo la diagonale principale
- Atomi/centimetrocubo: $5 \cdot 10^{22} \text{ atomi/cm}^3$

$(8)_v + (6)_e + (4)_f = (8/8) + (6/2) + (4) = 8/(5,43 \cdot 10^{-8})^3 = 5 \cdot 10^{22} \text{ atomi/cm}^3$

$$\text{Density} = \frac{\text{atomi}}{\text{cm}^3} \cdot \frac{\text{g}}{\text{moli}} = \frac{5 \cdot 10^{22} \cdot 28,09}{6,02 \cdot 10^{23}} = 2,33 \text{ g/cm}^3$$

M. Balucani MEMS Seminario 87/211

SAPIENZA
UNIVERSITÀ DI ROMA

Processi Tecnologici Fondamentali

I piani cristallogрафici sono indicati dagli indici di Miller ottenuti:

- Trovare l'intercetta del piano sugli assi cartesiani in funzione del passo reticolare
- Prendere il reciproco di tale numero e ridurlo al più piccolo intero (ovviamente conservando i rapporti)
- Racchiudere il risultato in parentesi (hkl) e si ha l'indice di Miller del piano

ESEMPIO
Intercette a x=a, y=2a, z=2a
Reciproco 1/a, 1/2a, 1/2a intero più piccolo 2,1,1
Piano cristallino (2,1,1)

Piani (100), (110), (111) → piani equivalenti {100}, {110}, {111}
 Direzioni [100], [110], [111] → direzioni equiv. <100>, <110>, <111>

M. Balucani MEMS Seminario 88/211

SAPIENZA
UNIVERSITÀ DI ROMA

Processi Tecnologici Fondamentali

Silicon Crystal Origami

- Silicon fold-up cube**
 - Adapted from Profs. Kris Pister and Jack Judy
 - Print onto transparency
 - Assemble inside out
 - Visualize crystal plane orientations, intersections, and directions

Judy, UCLA

M. Balucani MEMS Seminario 89/211

SAPIENZA
UNIVERSITÀ DI ROMA

Processi Tecnologici Fondamentali

SIMOX
Separation by IMplanted OXygen

FIPOS
Full Isolation by Porous Oxidised Silicon

BESOI
Bonded and Etched back SOI


Wafer SOI 8"
2000 - US\$ 500 (300-800)
2007 - US\$ 300 (200-500)

M. Balucani MEMS Seminario 90/211

Silicon purified isotope wafers or epi layers

Natural silicon contains three isotopes - Si-28 (92%), Si-29 (5%), and Si-30 (3%).

Removing essentially all of the heavier atoms leaving a material that is greater than 99.9% silicon-28 brings to a more perfect crystal structure, which in turn allows heat to be transported within the crystal more efficiently.



For isotopically pure silicon (28Si) thermal conductivity improvements as high as sixfold at 20 K and 10%-60% at room temperature have been reported. Device heating during operation results in degradation of performance and reliability (electromigration, gate oxide wearout, thermal runaway).

Main R&D using 28Si is to increase thermal performance of:

- Packaged RF LDMOS power transistors
- Density of integration

M. Balucani

MEMS Seminario 91/211

Properties of Silicon

Melting point	1414 °C
Thermal conductivity (25°C)	130 Wm ⁻¹ K ⁻¹
Coefficient of Thermal Expansion	2-3·10 ⁻⁶ K ⁻¹
Breakdown field	≈3·10 ⁶ V/cm
Mobility electrons	≤1400 cm ² V ⁻¹ s ⁻¹
Mobility holes	≤450 cm ² V ⁻¹ s ⁻¹
Diffusion coefficient electrons	≤36 cm ² /s
Diffusion coefficient holes	≤12 cm ² /s
Electron thermal velocity	2.3·10 ⁵ m/s
Hole thermal velocity	1.65·10 ⁵ m/s
Dielectric constant (300K)	11.7
Refractive index (300K)	n=3.42
	n=3.38(1+3.9·10 ⁻⁵ T)
77K < T < 400K	

M. Balucani




MEMS Seminario 92/211

Mechanical Properties of Silicon

- Crystalline silicon is a hard and brittle material that deforms elastically until it reaches its **yield strength**, at which point it breaks.
 - Tensile yield strength = 7 GPa (~1500 lb suspended from 1 mm²)
 - Young's Modulus near that of stainless steel
 - {100} = 130 GPa; {110} = 109 GPa; {111} = 166 GPa
 - Mechanical properties uniform, no intrinsic stress
 - Mechanical Integrity up to 500°C
 - Good thermal conductor, low thermal expansion coefficient
 - High piezoresistivity

M. Balucani

MEMS Seminario 93/211



SAPIENZA
UNIVERSITÀ DI ROMA

Processi Tecnologici Fondamentali

Thermal oxidation

Deposition, Oxidation and Diffusion

Process parameter: temp. and time

Lower temp. Thin oxide	$t_{ox} \propto \text{time}$
Higher temp. Thick oxide	$t_{ox} \propto \text{time}^{1/2}$

$\text{Si} + \text{O}_2 \rightarrow \text{SiO}_2$ for dry oxygen
 $\text{Si} + 2\text{H}_2\text{O} \rightarrow \text{SiO}_2 + 2\text{H}_2$ for water vapor

M. Balucani MEMS Seminario 97/211

SAPIENZA
UNIVERSITÀ DI ROMA

Processi Tecnologici Fondamentali

Nanometrics

Deposition, Oxidation and Diffusion

SiO₂ COLOR CHART

M. Balucani MEMS Seminario 98/211

SAPIENZA
UNIVERSITÀ DI ROMA

Processi Tecnologici Fondamentali

Chemical Vapor Deposition - CVD

Deposition, Oxidation and Diffusion

- Gases dissociate on surfaces at high temperature
- Typically done at low pressure (LPCVD) rather than atmospheric (APCVD)
- LPCVD pressures around 300mT (0.05% atm)
- Moderate temperatures
 - SiO_2 : 450C
 - polysilicon : 580-650C
 - Si_3N_4 : 800C
 - Si_3N_4 : 900-1000C LPCVD low stressed
- Very dangerous gases
 - Silane: SiH_4
 - Arsine, phosphine, diborane: AsH_3 , PH_3 , B_2H_6

Atmospheric Pressure APCVD

Reduced Pressure RPCVD. Also called Sub-Atmospheric, SACVD
 10 Torr or greater
 Torr = millitorr of mercury
 Atmosphere = 760 Torr

Low Pressure LPCVD
 Less than 10 Torr

Plasma Enhanced PECVD
 Always low pressure

M. Balucani MEMS Seminario 99/211

SAPIENZA
UNIVERSITÀ DI ROMA

Processi Tecnologici Fondamentali CVD process

Process

- (1) Gas phase is injected into the chamber
- (2) Thermal decomposition and/or reaction of gaseous compounds occur on the substrate surface
- (3) Desired material is deposited directly from the gas phase to form thin layer

M. Balucani MEMS Seminario 100/211

SAPIENZA
UNIVERSITÀ DI ROMA

Processi Tecnologici Fondamentali

Deposition Issues - Conformality

Deposition, Oxidation and Diffusion

- **Conformal** coating covers all surfaces to a uniform depth
- **Planarizing** coating tends to reduce the vertical step height of the cross-section
- **Non-conformal** coating deposits more on top surfaces than bottom and/or side surfaces

Conformal Planarizing Non-conformal

M. Balucani MEMS Seminario 101/211

SAPIENZA
UNIVERSITÀ DI ROMA

Processi Tecnologici Fondamentali

Deposition, Oxidation and Diffusion

The MDF-61 equipped with the optional RTS-1 Robotic Transfer System.

M. Balucani MEMS Seminario 102/211

SAPIENZA
UNIVERSITÀ DI ROMA

Processi Tecnologici Fondamentali

Physical Vapor Deposition - Evaporation

- Evaporate metals in a tungsten crucible
 - Aluminum, gold
- Evaporate metals and dielectrics by electron-beam
 - Refractory metals (e.g., tungsten)
 - Dielectrics (e.g., SiO_2)
- Typically line-of-sight deposition
- Very high-vacuum required to prevent oxidation
 - (e.g., Al)

M. Balucani

MEMS Seminario 103/211

SAPIENZA
UNIVERSITÀ DI ROMA

Processi Tecnologici Fondamentali

Evaporation process

(1) Heating target with desired material to evaporate in the vacuum chamber

(2) Thin film is formed on the substrate

Disadvantage: high temperature, high vacuum

**SAPIENZA
UNIVERSITÀ DI ROMA**

Processi Tecnologici Fondamentali

Physical Vapor Deposition - Sputtering

- Sputtered metals and dielectrics
 - Argon plasma sputters material (small #s of atoms) off target
 - Ejected material takes ballistic path to wafers
- Typically line-of-sight from a distributed source
- Requires high vacuum depending on material

Mechanism: Physical process by impact of ions (plasma state)

- (1) impacting target surface with accelerated ions (Ar^+)
- (2) knocking out atoms from the target surface
- (3) transporting atoms to the substrate for deposition
- (4) spin the substrate to achieve uniform thickness

The diagram illustrates a sputtering setup. On the right, a box labeled "RF source" is connected to a "Plasma" chamber. Inside the plasma chamber, there is a horizontal "target" bar at the bottom and a horizontal "substrate" bar above it. Arrows indicate the flow of "atoms" from the target towards the substrate. A red arrow points upwards from the target area, labeled "atoms". The entire setup is set against a background of a printed circuit board.

SAPIENZA
UNIVERSITÀ DI ROMA

Processi Tecnologici Fondamentali

Spin Casting/Coating

- Viscous liquid is poured on center of wafer
- Wafer spins at 1000-5000 RPM for ~30s (thickness control)
- Baked on hotplate 80-500C for 10-1000s (volume reduction by 1/2)
- Application of etchants and solvents, rinsing
- Deposition of polymers, sol-gel precursors (SOG)

Deposition, Oxidation and Diffusion

M. Balucani

MEMS Seminario 106/211

The diagram illustrates the Spin-On Glass (SOG) Process in three main steps:

- Coating:** A blue liquid is dispensed onto a rotating wafer.
- Baking:** The coated wafer is placed on a hot plate, where solvent evaporation occurs at 100–250 °C in N2 ambient.
- Curing:** The baked wafer is placed in a furnace, where network formation occurs at 350–450 °C in N2 ambient.

Deposition, Oxidation and Diffusion

**SAPIENZA
UNIVERSITÀ DI ROMA**

Processi Tecnologici Fondamentali

Doping

- n Type:
Phosphorus, Arsenic, Antimony
- p Type:
Boron, Aluminum, Gallium, Indium
- Most common:
Boron, Arsenic, Phosphorus

Diffusion

Problem: Doping uniformity
Solution: Use saturation: Predop + Drive in




Predop




+ later

Distance = depth into wafer at the surface, distance = 0

Drive In

+ later







SAPIENZA
UNIVERSITÀ DI ROMA

Processi Tecnologici Fondamentali

Etching process

- Classification: (Wet vs. Dry), (Isotropic vs. Anisotropic)
- **Wet** vs. **Dry** etching
 - Wet etching : liquid etchant
 - Dry etching : gas or plasma
 - Physical vs. Chemical
 - Plasma, Sputter, RIE
- **Issues** of etching : Anisotropy, Selectivity

Etch

M. Balucani

MEMS Seminario 115/211

Processi Tecnologici Fondamentali						
Wet vs. Dry etching						
	Phase	Accuracy	Complexity Cost	Process	Mechanism	
Etch	Wet	Liquid	Low (Undercut)	Simple Cheap	Dipping	Chemical
	Dry	Gas Plasma	High	Complex Expensive (x10-100)	Gas(Vapor) Plasma Sputter, RIE	Chemical Physical

Chemical : Gas (Vapor-phase), Plasma
 Physical : Sputter
 Both : RIE (Reactive Ion Etching)

The diagram shows a cross-section of a substrate. On the left, yellow dots representing 'Diffusion Reagents' are shown above a dashed line. An arrow labeled 'Diffusion' points from these reagents towards the substrate. The substrate is divided into three horizontal layers: a top layer labeled 'Boundary Layer', a middle layer labeled 'Reaction zone', and a bottom layer labeled 'substrate'. In the middle layer, there are red dots representing 'Reaction Products'. An arrow labeled 'Reaction' points from the boundary layer into the reaction zone. On the right, a red box labeled 'Diffusion Reaction Products' encloses the red dots in the reaction zone.

**SAPIENZA
UNIVERSITÀ DI ROMA**

Processi Tecnologici Fondamentali

Fasi del wet etching

L'attacco bagnato (wet) si svolge in tre fasi:

1. diffusione dei reagenti
2. reazione alla superficie
3. trasporto dei prodotti della reazione

Etch

Tutte le soluzioni utilizzate contengono:

1. un ossidante
2. un acido o una base per attaccare l'ossido
3. un diluente per il trasporto dei reagenti e prodotti della reazione


Etch


SAPIENZA
 UNIVERSITÀ DI ROMA

Processi Tecnologici Fondamentali

Etching isotropo: profili

- Un attacco chimico bagnato può essere **isotropo** o **anisotropo**.
- Per un attacco isotropo:
 - il tasso di attacco è lo stesso in tutte le direzioni (il tasso verticale e quello laterale è lo stesso) → **profilo rotondi**
 - quindi non dipende dall'orientazione cristallografica e dalla maschera (forma e orientamento).
 - Gli attacchi isotropi provocano undercutting
 - In genere si usano soluzioni acide
 - Si lavora a temperature basse (<50°C)





M. Balucani MEMS Seminario 119/211

Processi Tecnologici Fondamentali

Etching anisotropo: profili


- Un **attacco anisotropo** dipende fortemente dall'orientazione cristallografica:
 - il tasso di etching cambia di molto a seconda del piano cristallino a contatto con la soluzione → **trench e cavità**;
 - In genere si usano **soluzioni basiche** (KOH, NaOH, TMAH, EDP) e si lavora a temperature alte ($>50^{\circ}\text{C}$)
 - l'orientazione, la forma e le dimensioni della maschera sono determinanti nel processo di etching per la forma finale della struttura.

Geometrie di etching

- I piani {111} sono quelli più vicini tra loro (maggiore densità atomica), e vengono attaccati più lentamente degli altri.
- Nei wafer {100} i piani {111} formano un angolo di 54,74° e rappresentano i piani laterali delle forme di etching.

Etch




M. Balucani

MEMS Seminario 121/211

Geometrie di etching

- Se l'apertura della maschera è piccola si riescono a ottenere delle forme piramidali di altezza ~0,7a
- Se l'apertura è abbastanza grande si riesce a bucare completamente il wafer
 - per wafer da 600um di spessore (6 inch) → $W_m > 849\mu m$

Etch




M. Balucani

MEMS Seminario 122/211

Geometrie di etching

- Si riescono ad ottenere pareti parallele allineando la maschera a 45° rispetto al piano piatto (110)
- Si ha però underetching pari alla profondità z poiché le pareti sono tutte di tipo {100}
 - Per tempi lunghi di etching possono comparire i piani {111}

Etch




$$W_{tot} = W_m + 2 \cdot z$$

M. Balucani

MEMS Seminario 123/211

Geometrie di etching

- Gli angoli concavi circondati da piani {111} non vengono attaccati, mentre quelli convessi vengono attaccati rapidamente:
 - L'etching degli angoli convessi scopre piani {411} che hanno un etch rate molto alto.
- Questo provoca undercutting che viene utilizzato per la costruzione di cantilever



M. Balucani

MEMS Seminario 124/211

Materiali per maschere

Etch

- Si_3N_4
 - CVD è il migliore
 - Sputtered è scarso
 - Selettività Si/ $\text{Si}_3\text{N}_4 > 10^4$ in KOH
- SiO_2
 - Termico è il migliore
 - CVD ha una velocità di etch 30% più grande
 - Sputtered è scarso (etch rate 2-3 volte maggiore)
 - Selettività Si/ $\text{SiO}_2 > 15$ in KOH
- Fotoresist
 - Pochissimi minuti e soluzioni acide

M. Balucani

MEMS Seminario 125/211

Etch

Etching anisotropo


- Idrossidi alcalini
 - NaOH, KOH, CsOH
- Idrossidi ammonici quaternari
 - Idrossido d'ammonio NH_4OH
 - Tetrametilammonio idrossido $(\text{CH}_3)_4\text{NOH}$
- EDP
 - Etilendiammina $\text{NH}_2(\text{CH}_2)_2\text{NH}_2$
 - Pirocatechina $\text{C}_6\text{H}_4(\text{OH})_2$
 - Acqua

M. Balucani

MEMS Seminario 126/211

Stop Layers

- Controllare in modo esatto la profondità di etching è difficile
- Si usano stop layer per abbattere la velocità di etching: B, P, Ge
- Per l'etching del Silicio si usano strati drogati con Boro:




Soluzione	Riduzione dell'etch rate	Drogaggio
KOH	5 - 50 volte	$> 10^{20} \text{ cm}^{-3}$
NaOH	10 volte	$> 3 \cdot 10^{20} \text{ cm}^{-3}$
TMAH	50 volte	$> 7 \cdot 10^{19} \text{ cm}^{-3}$
EDP	oltre 250 volte	$> 10^{20} \text{ cm}^{-3}$

M. Balucani

MEMS Seminario 127/211


Micronozzle



M. Balucani

MEMS Seminario 128/211

Microneedles



M. Balucani

MEMS Seminario 129/211

SAPIENZA
UNIVERSITÀ DI ROMA

Processi Tecnologici Fondamentali

Etching dei metalli

- Rame e Nichel
 - 30% FeCl_3
 - 5% Piranha (30% H_2O_2 , 70% H_2SO_4)
- Cromo
 - Acqua Regia (75% HCl , 25% HNO_3)
- Oro
 - Acqua Regia
 - Acidi iodici
- Argento
 - Acidi iodici; HNO_3

M. Balucani

MEMS Seminario 130/211

**SAPIENZA
UNIVERSITÀ DI ROMA**

Processi Tecnologici Fondamentali

Electrochemical Etch Stop


- Electrochemical etch stop**
 - n-type epitaxial layer grown on p-type wafer forms p-n diode
 - $p > n \rightarrow$ electrical conduction
 - $p < n \rightarrow$ reverse bias current
 - Passivation potential – potential at which thin SiO_2 layer forms, different for p- and n-Si
- Set-up**
 - p-n diode in reverse bias
 - p-substrate floating \rightarrow etched
 - n-layer above passivation potential \rightarrow not etched

The figure illustrates the Electrochemical Etch Stop (EES) process. On the left, a scanning electron micrograph (SEM) shows a suspended n-well structure with a height of 150 μm. An arrow indicates the [111] crystallographic direction. On the right, two cross-sectional diagrams show the etching process. The top diagram shows a multi-layered structure with 'Oxide Protection' at the top, followed by 'Cavity', 'Aluminum Metallization', 'P+ Doped in p+ Substrate', 'Suspended n-well', and 'p+ Doped in p+ Substrate'. The bottom diagram provides a detailed view of the 'Oxide Protection Beam', 'Cavity', 'Suspended n-well', and the 'p-Type Substrate'. A legend at the bottom identifies the layers: Oxide Protection Beam, Cavity, Suspended n-well, p+ Doped in p+ Substrate, and p-Type Substrate.



Dry etching process

- Physical : Sputter
- Chemical : Gas (Vapor-phase), Plasma
- Both : RIE (Reactive Ion Etching)



Typical parallel-plate RIE system

M. Balucani

MEMS Seminario 136/211


Etch



Sputter etching

- Principle of sputter etching is similar to sputter deposition

- Etching occurs due to ion impact
 - (1) Inert gas (usually Ar) is ionized and accelerated to the substrate (why argon?)
 - (2) Atoms on the substrate surface are knocked out without chemical reaction (**physical**)



Sputter deposition

M. Balucani

MEMS Seminario 137/211

Etch



Gas (or Vapor-phase) etching

- (1) Injecting one or more gases into chamber
- (2) Surface material (Si or SiO₂) is etched by chemical reaction

Gas: HF (hydrogen fluoride) or XeF₂ (xenon difluoride)

both isotropic

Reaction: Si + 4F → SiF₄

SiF₄ is volatile and removed

Advantage : Simple

Disadvantage : Remove by-products formed on the surface

M. Balucani


MEMS Seminario 138/211

Etch



Vapor Phase Etching of Silicon

- Vapor-phase etchant: XeF_2
$$2\text{XeF}_{2(g)} + \text{Si}_{(g)} \rightarrow 2\text{Xe}_{(g)} + \text{SiF}_{4(g)}$$
- Set-up
 - Xe sublimes at room T
 - Closed chamber, 1-4 Torr
 - Pulsed to control exothermic heat of reaction
- Etch rates: 1-3 $\mu\text{m}/\text{min}$ (up to 40), isotropic
- Etch masks: photovist, SiO_2 , Si_3N_4 , Al, metals
- Issues
 - Etched surfaces have granular character, 10 μm roughness
 - Hazard: XeF_2 reacts with H_2O in air to form Xe and HF



M. Balucani


MEMS Seminario 139/211

Etch



Etching with Xenon Difluoride

- Post processed CMOS Inductor



Etch

M. Balucani

MEMS Seminario 140/211



Plasma etching

What is **PLASMA**? Electrically neutral ionized gas
Regions of plasma vary with pressure and current
low current plasma (mA) : discharge (e.g. glow discharge)
high current plasma (>10A) : arc
Less than 1% of gas is ionized (weakly vs. highly ionized)
Other gas is dissociated -> **Radicals** are produced
Chemical reaction by radicals

Dissociation : $\text{CF}_4 \rightarrow \text{CF}_3 + \text{F}^*$

Chemical reaction: $\text{Si} + 4\text{F}^* \rightarrow \text{SiF}_4$

Anisotropic and Selective etching is possible !

Etch

M. Balucani

MEMS Seminario 141/211

SAPIENZA
UNIVERSITÀ DI ROMA

Processi Tecnologici Fondamentali

Reactive Ion Etching (RIE)

Principle : Plasma is struck in the gas mixture and ions accelerate toward substrate

Etch

Reaction occurs on the surface (chemical)
Impact of ion is similar to sputter etching (physical)

Controlling balance between chemical and physical

Physical : Anisotropic
Chemical : Isotropic

Deep RIE (DRIE) : altering two gas compositions
High aspect ratio of 50:1, High etching rate

M. Balucani

MEMS Seminario 142/211

The diagram illustrates four plasma etching processes:

- (physical) Spattering:** Shows a silicon surface with a shallow, V-shaped etch. An ion source at the top left is shown impacting the surface.
- Chipping:** Shows a silicon surface with a deep, V-shaped etch. An ion source at the top left is shown impacting the surface.
- Ion Galvanic Etching:** Shows a silicon surface with a shallow, V-shaped etch. An ion source at the top left is shown impacting the surface.
- Ion-Enhanced Chemical Etching:** Shows a silicon surface with a shallow, V-shaped etch. An ion source at the top left is shown impacting the surface.

Etch

Plasma phase etching processes

- Spattering
 - Physical, nonselective, fastest
- Plasma etching
 - Chemical, selective, isotropic
- Reactive Ion etching (RIE)
 - Physical and chemical, fairly selective, directional
- Inductively-coupled RIE
 - Physical and chemical, fairly selective, directional


Crystalline silicon

- Etch gases - Fluorine, chlorine-based
- Reactive species - F, Cl, Cl₂
- Products - SiF₄, SiCl₄

Processi Tecnologici Fondamentali

High-Aspect-Ratio Plasma Etching

- Deep reactive ion etching (DRIE) with inhibitor film
 - Inductively-coupled plasma
 - Bosch method for anisotropic etching, 1.5 - 4 μm
 - Etch cycle (5-15 s)
 - Si_x (Si_x⁺) etches Si
 - Deposition cycle (5-15 s)
 - C₄F₈ deposit fluorocarbon protective polymer (-CF₂)_n
 - Etch mask selectivity: SiO₂ ~ 200:1, photoresist ~ 100:1
 - sidewall roughness: scalloping < 50 nm
 - sidewall angle: 90 ± 2°



SAPIENZA
UNIVERSITÀ DI ROMA

Processi Tecnologici Fondamentali

DRIE Examples

Etch

Keller, MEMS Precision Instrumentation

Spring - Klaassen, et al, 1995

M. Balucani MEMS Seminario 145/211

SAPIENZA
UNIVERSITÀ DI ROMA

Processi Tecnologici Fondamentali

POROUS SILICON MICROMACHINING

Use of porous silicon as sacrificial layer for the formation of free standing membranes on top of a cavity

Etch

Examples of free standing polysilicon membranes and cantilevers.

M. Balucani MEMS Seminario 146/211

SAPIENZA
UNIVERSITÀ DI ROMA

Processi Tecnologici Fondamentali

Anodic etching of p-type silicon


Etch

- <100> p-type silicon wafers (5-1000 Ω cm), 300μm thick, 10cm diameter
- H₂SO₄ / H₂O₂ cleaning
- anodic etching using electrolyte containing aqueous HF / DMF –solution (Dimethylformamide)
- galvanostatic condition (constant current)


Formation of deep pores in silicon with very high aspect ratio

M. Balucani MEMS Seminario 147/211


Anodic etching of p-type silicon



Porous Silicon



Wafers





SAPIENZA
UNIVERSITÀ DI ROMA

Processi Tecnologici Fondamentali

In Greek:

- Photo = light
- Litho = rock
- Graphy = write

Photolithography = writing on rocks with light

Some people use the word photolithography in the original sense, including etch. Most people in wafer fab use the word photolithography to mean just the photoresist part, through develop, not including etch.

Another common fab word for photolithography is "masking".

Photolithography for dimension much smaller than 1 mm is often called "microlithography" or "microlithography"

Photolithography for dimension much smaller than 1 μm is often called "nanolithography" or "nanolithography"

Stay in a clean room
Remember dust

M. Balucani

MEMS Seminario 151/211

Photolithography

- Classificazione litografica
 - Photoresist
 - Positivi
 - Negativi
 - PMMA
 - PBS
 - DQN
 - SU-8
 - COP
 - SINR

Processi Tecnologici Fondamentali

The diagram illustrates the photolithography process. Light passes through a mask onto a stack of substrates. The mask has 'ILLUMINATED AREAS' and 'NON-ILLUMINATED AREAS'. The stack consists of a 'PHOTORESIST', 'FILM', and a 'SUBSTRATE'. The light exposure creates two types of resist patterns:

- NEGATIVE RESIST:** 'RENDERED INSOLUBLE' (represented by a hatched pattern)
- POSITIVE RESIST:** 'RENDERED SOLUBLE' (represented by a solid black pattern)

Photolithography

**SAPIENZA
UNIVERSITÀ DI ROMA**

Processi Tecnologici Fondamentali

Photolithography Steps

Prepare substrate	Oxidize, perform CVD, metallize
Prepare surface	Clean, dehydrate, prime, bake
Apply resist	Spin, spray, dip
Soft bake	Cure at low temperature to dry
Align and expose	Align and selectively expose
Develop	Dissolve resist in selected regions
Develop inspect	Verify image accuracy
Hard Bake	Cure at higher temperature
Etch	Acid or plasma
Strip resist	Acid, organic solvent or plasma
Final inspect	Verify image accuracy

M. Balucani MEMS Seminario 153/211

SAPIENZA
UNIVERSITÀ DI ROMA

Processi Tecnologici Fondamentali

Apply Photoresist

Spin application is almost universally used for IC manufacture.

Alternatives: roll, spray, dip, paint.

Photoresist is often called "resist" for short.

Equipment:
 Stand alone module. Original models.
 In-line wafer track. Common type in existing fabs.
 Most new fabs use complex "photoresist processing equipment" that operates in a robotic cluster mode, but is still often called "wafer track")

M. Balucani MEMS Seminario 154/211

SAPIENZA
UNIVERSITÀ DI ROMA

Processi Tecnologici Fondamentali

Spin Thickness

495PMMA C Resists
Solids: 2% - 6% in Chlorobenzene

495PMMA C Resists
Solids: 2% - 6% in Anisole

495PMMA C Resists
Solids: 8% - 9% in Chlorobenzene

495PMMA A Resists
Solids: 8% - 11% in Anisole

SUB Spin Speed Curve

Figure 1

Figure 3

Figure 2

Figure 4

M. Balucani MEMS Seminario 155/211

SAPIENZA
UNIVERSITÀ DI ROMA

Processi Tecnologici Fondamentali

Align and Expose

Aligner	Geometry (microns)	Cost per aligner	Use
Contact	25	\$5,000	1965
Projection	5	\$80,000	1975
Stepper	2.5	\$200,000	1985
	0.5	\$500,000	1985
	0.3	\$2,000,000	1995
		\$5,000,000	1998

Exposure Method

Contact Printing
 Mask pressed against the photoresist.
 Original technology. Inexpensive.
 Master mask produced using a stepper.
 Sub-master masks contact printed.
 Inexpensive masks contact printed.
 Problem: defects due to the contact.

Esposizione per Proximity:

- piccolo gap (da 3 a 50 μm)
- bassa risoluzione (diffrazione)
- tecnica 1X
- $I_m = \sqrt{\lambda g}$

Field of View
 Resolution (minimum geometry in microns) is important.
 Field of View is an important as resolution in photolithography (8 mm vs 35 mm) in microscopes (trained vision) in photolithography.
 Small field of view is easy and inexpensive, even at less than one micron resolution.
 Contact aligners did sub-micron work in the 1960's, even manufacturing of single transistors (single high speed operations, small field) but not for integrated chips (large field of view).

Still available. Still least expensive.
 Still OK except for LSI and VLSI and ULSI.


M. Balucani MEMS Seminario 156/211

Projection Printer

The field of view problem is sidestepped by using a narrow slit field of view, and scanning the image across the wafer.

Name problem: Stepper is also a "projection printer".

Dominant technology 1975 - 1985.



M. Balucani

Stepper

Also called DSW (Direct Step on Wafer).

Works like the original mask maker small field of view, repeated exposures.

Vendors: Nikon, SVG, Canon, ASM

M:1 Step and Repeat 1:1 Step and Repeat

$$l_m = k \frac{\lambda}{NA}$$

l_m is the [minimum feature size](#) (also called the [critical dimension \(CD\)](#), target design rule).

MEMS Seminario 157/211

Expose photoresist with shorter wavelength, for smaller images:

Mercury Discharge lamp

g-line	436 nm	(violet) original technology
i-line	365 nm	ultraviolet (UV) most current fabs

Excimer lasers are now being introduced, for "deep" UV:

KrF	248 nm	for newest pilot fabs
ArF	193 nm	proposed for future technology

Reticle Reduction

1982 Pilot Line mostly 10X

1987 Use in manufacturing mostly 5X. Some 1X (Ultratech)

1995 Mixture 5X, 4X, 2X, 1X. 5X for "critical" layers


1996 Stepping scanner, with much larger field of view

1998 Many options available for reticle size

M. Balucani

MEMS Seminario 158/211




Double Side Litho



Principle of double side alignment system: (a) read alignment marks from mask, (b) read alignment marks from wafer, (c) align the relative position of mask and wafer to overlap the two marks

M. Balucani

MEMS Seminario 159/211



SAPIENZA
UNIVERSITÀ DI ROMA

Processi Tecnologici Fondamentali

Also called Wafer Test, Electrical Test

Sample Probe

I like to call this the Fab Area Test because this is our first chance to test our device
Make contact to the pads with probe wires, use a PC board fixture to hold the probes
Equipment: wafer handling, probe station, computer

Manipulator TestHead

locking ring Prober

DIB PogoTower

Slot #4 Slot #3 Slot #2 Slot #1

M. Balucani MEMS Seminario 163/211

SAPIENZA
UNIVERSITÀ DI ROMA

We just finished "Front End", which is another name for Wafer Fab
Next, comes "Back End" or "Packaging"

1) Wafer being singulated
2) Wafer mounted on new frame
3) Lead frame
4) Pick up good die
5) Place die on new frame
6) Bonding die to lead frame
7) Test
8) Final package

Plastic packaging process.

42 million of transistor
281 chips in 300mm wafer

M. Balucani MEMS Seminario 164/211

SAPIENZA
UNIVERSITÀ DI ROMA

Processi Tecnologici Fondamentali



Packaging: cos'è?

E' necessario:

- ✓ Garantire connettività EM, ottica, o fluidica con l'ambiente esterno (Interconnessioni)
- ✓ Proteggere il sistema da fattori elettrici e ambientali che potrebbero inficiarne il funzionamento
- ✓ Ottimizzare la dissipazione del calore

M. Balucani MEMS Seminario 165/211

Classificazione Packaging



M. Balucani

MEMS Seminario 166/211

Classificazione Packaging

Montaggio:

- | | |
|---|---|
| Materiale: <ul style="list-style-type: none"> ✓ Plastica ✓ Ceramica ✓ Metallo
Pin: <ul style="list-style-type: none"> ✓ Numero ✓ Disposizione spaziale ✓ Forma | Bonding: (Tecniche d'interconnessione) <ul style="list-style-type: none"> ✓ Wire bonding ✓ TAB (Tape Automated Bonding) ✓ Flip chip |
|---|---|


M. Balucani

MEMS Seminario 167/211

Through Hole Technology



Surface Mount Technology



M. Balucani

MEMS Seminario 168/211

The diagram illustrates the flip chip bonding process. On the left, a sequence of four steps shows the preparation of a solder ball (Pad Preparation, Pre-align, Solder Paste Application, and Photo Resist), followed by the flip chip assembly where the chip is bonded onto the solder ball. A central cross-sectional view shows the final structure: a blue support package at the bottom, a grey solder ball layer, a grey interconnection layer with pads, a blue protective layer, and a green chip wire-bonded to the pads. Labels include: strato protettivo, chip wire bonding, support package, pad, sfere saldati, elettroriferimento pad, pitch 1.27mm, and pad per wire bonding, layer di ridistribuzione 1, fori di passaggio (Via), layer di ridistribuzione 2, and pad per sfere saldate.

SAPIENZA
UNIVERSITÀ DI ROMA

Processi Tecnologici Fondamentali

MEMS Packaging

- IC Packaging
 - Well developed processes (dicing, pick and place, wire bonding,...)
 - 30% to **95%** of the manufacturing cost
- MEMS Packaging
 - Specially designed process
 - Difficult to package moving structures
 - Most expensive process in micromachining

M. Palucani

MEMS Seminario 171/211

**SAPIENZA
UNIVERSITÀ DI ROMA**

Processi Tecnologici Fondamentali

Proposed Approach

- To adopt IC packaging processes as much as possible
- To protect MEMS devices and follow IC packaging processes
- Encapsulations (caps) are required

The diagram illustrates a standard IC dicing line. It shows a Si Substrate with four individual packages. Each package is labeled with its components: Micropackage, Interconnection, Contact Pad, and Circuit Area. The packages are arranged in a 2x2 grid.

SAPIENZA
UNIVERSITÀ DI ROMA

Processi Tecnologici Fondamentali

MEMS Encapsulation Process

- Integrated MEMS Encapsulation Process
 - Guckel (1984) reactive gas sealing
 - Ikeda (1988) epitaxial deposition
 - Smith (1996) CMP + film deposition
- Wafer Bonding Process
 - Anodic Bonding (1969) SOI, pressure sensor...
 - Fusion Bonding (??) pressure sensor.....
 - Eutectic Bonding (??) assembly, packaging....

 SAPITENZA
UNIVERSITÀ DI ROMA

Processi Tecnologici Fondamentali

Wafer (Device) Bonding Process

- Anodic Bonding
 - Temperature @~450°C, voltage @~1000 volts
 - Silicon (metal) to glass
- Fusion Bonding
 - Temperature @~1000°C
 - Silicon to silicon (glass, oxide)
- Eutectic Bonding
 - Silicon to metal (silicon to gold @~363°C)
solder! Metal to metal (gold to gold, copper to copper)



**SAPIENZA
UNIVERSITÀ DI ROMA**

Processi Tecnologici Fondamentali

FC150 – AUTOMATED D/W BONDER

- $\pm 1 \mu\text{m}$, 3σ Post-Bond Accuracy
- Die Bonding, Flip Chip
- Wafer-to-wafer Bonding Capability up to 100mm Square
- Force up to 200 kg
- Temperature up to 450°C Independent heating for chip and substrate
- High Process Flexibility




set
Sapienza Electronic Technology

W/D BONDING PRINCIPLE

- Step 1
 - Upper device is loaded face down onto the bonding arm
 - Lower device is loaded onto the lower chuck
 - Looking through upper lens of the optics (blue arrow), the operator uses alignment system or the operator locates and centers alignment marks or features of the upper device in the field of view
 - Looking through lower lens of the optics (red path), the automatic alignment or the operator aligns the marks or features of the lower device to the marks or features of the upper device
- Step 2
 - The bonding arm moves down to contact upper device with lower device and performs the bond according to the programmed bond profile

MEMS BONDING DIRECTION

Localized heating, bonding and deposition (only principle)



Many other possibility

M. Balucani

MEMS Seminario 178/211

MEMS BONDING DIRECTION

Advantages:



- Independent of MEMS processes
- Low temperature process at the wafer level
- Localized, high temperature bonding
- Material reflow to overcome the surface roughness problem
- Hermetic sealing
- SoC MEMS+IC

M. Balucani

MEMS Seminario 179/211

LOCALIZED HEATING

High temperature is confined



Temperature control

M. Balucani

MEMS Seminario 180/211

The diagram illustrates a cross-section of an advanced packaging technology. It features a central vertical stack of components: DRAM, SRAM, and a microcontroller (μP). The stack is supported by a microchannel heat sink and a thermal interface material. A fluidic tube is connected to the top of the heat sink. On the left side, an antenna is connected to the package via a wirebond. Below the main stack, an optical device and optical I/O are integrated. The package is also equipped with DC-DC converters and analog MEMS components. At the bottom, an optical waveguide is shown, along with a lens and a fiber optic connection. The entire assembly is mounted on a green substrate with red and orange vias.

SAPIENZA
UNIVERSITÀ DI ROMA

Processi Tecnologici Fondamentali

Final Test

a) Automatic Tester

b) Handler 14029a

Burn-in Test

M. Balucani MEMS Seminario 182/211

The diagram illustrates the three-step surface micromachining process:

- Step 1:** Deposit & pattern oxide. A 10 µm thick oxide layer is deposited onto a Si substrate.
- Step 2:** Deposit & pattern poly. A Poly-Si layer is deposited onto the oxide layer.
- Step 3:** Tilt-Skip etch to form a cantilever. The anchor is etched away, leaving the cantilever structure.

 SAPITENZA
UNIVERSITÀ DI ROMA


Thin Film Deposition

- Chemical Vapor Deposition
 - PolySilicon
 - Silicon nitride
 - Silicon dioxide
- Thermal oxidation
 - Silicon dioxide
- Physical Vapor Deposition
 - Evaporation of metals
 - Sputtering of metals, dielectrics




Lateral Resonator

- Electrostatic force is applied by a fixed drive comb to a suspended shuttle
- Motion is detected capacitively by a fixed sense comb
- Operated at resonance




M. Balucani

MEMS Seminario 187/211

Cross Section

M. Balucani

MEMS Seminario 188/211


Micromotor

M. Balucani

MEMS Seminario 189/211

MultIUser MEMS Process

- Microelectronics Center of North Carolina MultIUser MEMS Process (MUMPS), now owned by MEMSCAP, France.
 - Three-level polySi surface micromechanics prototyping and foundry service
 - 8 photomasks
 - \$4.900 for 1 cm² die area




Material Layer	Thickness (μm)	Lithography Level Name
Nitride	0.6	-
Poly 3	0.5	POLY0 (HOLE0)
First Oxide	2.0	DIMPLE ANCHOR1
Poly 1	2.0	POLY1 (HOLE1)
Second Oxide	0.75	POLY1-POLY2_VIA ANCHOR2
Poly 2	1.5	POLY2 (HOLE2)
Metal	0.5	METAL (HOLEM)

M. Balucani

MEMS Seminario 190/211


Micromotor Process Flow I



M. Balucani

MEMS Seminario 191/211

Micromotor Process Flow II



M. Balucani

MEMS Seminario 192/211

SAPIENZA
UNIVERSITÀ DI ROMA

Esempi di Processi MEMS

Sandia SUMMIT Process

- Sandia Ultraplanar Multilevel MEMS Technology (SUMMIT) is a 5-layer polysilicon process
 - 14 masks, up to 240 process steps; most complex poly surface micromachining process
 - 1 ground plane/electrical interconnect layer
 - 4 mechanical layers
 - Residual film stress < 5 MPa
 - Device topography is planarized using chemomechanical polishing (CMP)

4-poly process stack

M. Balucani MEMS Seminario 193/211

SAPIENZA
UNIVERSITÀ DI ROMA

Esempi di Processi MEMS

SUMMIT Devices

Comb drive microengine actuates hinged mirror through gear transmission

M. Balucani MEMS Seminario 194/211

SAPIENZA
UNIVERSITÀ DI ROMA

Esempi di Processi MEMS

Digital Micromirror Display

- Texas Instruments DMD
 - 2-D array of optical switching pixels on silicon substrate.
 - Pixel is a reflective micromirror supported on a central post
 - Post is mounted on lower metal platform, yoke, suspended by torsional hinges from posts anchored to substrate.
 - 2 electrodes under yoke are used to tilt mirror $\pm 10^\circ$
 - Component in >17 projector brands

M. Balucani MEMS Seminario 195/211

SAPIENZA
Università di Roma

Esempi di Processi MEMS

Digital Micromirror Display

The diagram shows a top-down view of a DMD chip with a grid of mirrors and a cross-sectional view of a single mirror element. Labels indicate various layers: CMOS Metal-3 level, Sacrificial spacer-1, GMP oxide, Silicon substrate with CMOS circuits, and the mirror itself. A 3D perspective view shows the physical structure with a scale bar of 16 μm.

M. Balucani MEMS Seminario 196/211

SAPIENZA
Università di Roma

Esempi di Processi MEMS

DMD Fabrication

A six-step diagram illustrating the DMD fabrication process:

1. Pattern spacer - 1 layer
2. Deposit hinge metal; deposit and pattern oxide hinge mask
3. Deposit yoke and pattern yoke oxide mask
4. Etch yoke and strip oxide
5. Deposit spacer-2 and mirror
6. Pattern mirror and etch sacrificial spacers

M. Balucani MEMS Seminario 197/211

SAPIENZA
Università di Roma

Esempi di Processi MEMS

MEMS Devices

The diagram shows a cross-section of a MEMS device with labels for PolySilicon level 2, Photo, PolySilicon level 2, Staple, PolySilicon level 2, PolySilicon level 1, Silicon substrate, and Support arm. Two scanning electron micrographs (SEM) are shown: one of a single staple and another of a micro Fresnel lens assembly.

M. Balucani MEMS Seminario 198/211

Hinge Process Flow

Deposit first sacrificial

Deposit and pattern first poly

Pattern contacts

Deposit and pattern second poly

Etch sacrificial
Assemble part

Pinter

Assembling Hinges

- Assembly using
 - Fluidic agitation
 - On-chip actuators
 - Magnetic forces
 - Surface tension of precisely located droplets

Micro Fresnel-Lens

Pistols group

Sym's Imperial College

Stoller & Lau group

MEMS Seminario 201/211

SAPIENZA
Università di Roma

Esempi di Processi MEMS

Molding Hexsil

- Makes high aspect ratio structures using conformal thin films in mold trenches
- Parts are demolded (and transferred to another wafer)
- Mold can be reused
- Honeycomb structure

J. Frank, Ph.D.
C. Keller et al.

M. Balucani MEMS Seminario 202/211

SAPIENZA
Università di Roma

Esempi di Processi MEMS

Hexsil MEMS

25KV X54 888.2 100% MEMS
Hecht, Bicker and Hause
A. Stogli et al.
MEMS Probes Instrument

M. Balucani MEMS Seminario 203/211

SAPIENZA
Università di Roma

Esempi di Processi MEMS

Silicon on Insulator Process

- Silicon-on-Insulator (SOI) wafer
 - Thin layer of SiC (10's of nm – 10's of µm) on oxide layer (few 100's of nm) on handle Si wafer
 - SiMOX
 - Buried SOI
 - CMOS compatible
 - Cost: ~\$200 per wafer
- Fabrication
 - Dry etching to pattern Si layer
 - Etch buried SiO_2 to release

Broenhaar et al.
Analog Devices

M. Balucani MEMS Seminario 204/211

SAPIENZA
UNIVERSITÀ DI ROMA

Esempi di Processi MEMS

SCREAM Process

Shaw, MacDonald et al.

M. Balucani MEMS Seminario 205/211

SAPIENZA
UNIVERSITÀ DI ROMA

Esempi di Processi MEMS

EFAB Technology

Ultra-precision freeform metal manufacturing technology for medical devices
Enables and enhances minimally-invasive procedures
Multi-layer process builds unlimited variety of complex, functional 3-D millimeterscale devices
Produces virtually arbitrary shapes, including internal features
Tolerances and minimum features sizes down to ~0.002 mm (0.0001")

Cost-effective:
Assembly can often be eliminated by building "pre-assembled" mechanisms with independent moving parts
Wafer-scale batch process builds 100s-1000s of devices at the same time

Articulated Biopsy Device

M. Balucani MEMS Seminario 206/211

SAPIENZA
UNIVERSITÀ DI ROMA

Esempi di Processi MEMS




EFAB Process Flow

EFAB is an additive/subtractive process
Devices are "grown" layer-by-layer on a wafer from at least 2 metals: 1 is structural and 1 is sacrificial

Step 1 – Pattern deposition of structural metal Step 2 – Blanket deposition of sacrificial metal Step 3 - Planarization

Device before release Device with sacrificial metal transparent Finished device after etching away sacrificial metal

M. Balucani MEMS Seminario 207/211



Example of EFAB Technology



Chain Mail Basket

Hydraulically-Operated Forceps
(with ballpoint pen)Multi-function Endoscopic Tool
(Grasper and Scissors)1.2 mm diameter, 120,000 RPM
saline-powered turbine1 mm Barbed Biopsy
Device (with ballpoint pen) Micro Fabrication

M. Balucani

MEMS Seminario 211/211
