

SEMINARIO

MEMS

MicroElectroMechanical Systems

Docente: Prof. Marco Balucani
E-mail: balucani@die.uniroma1.it
Tel: +39 06 44585846

• SOMMARIO

- Prologo
- Introduzione
- Scaling
- Processi Tecnologici Fondamentali
- Esempi di Processi MEMS


PROLOGO

A. Wafers, Chips, Boards

Electronic systems are made from PC boards.
(Printed Circuit boards)



PC Boards have chips on them
and some other electronic components.
Most of the system electronics is in the chips.
A chip is an integrated circuit (IC)



Chips are cut from silicon wafers.
On the wafers (or slices),
chips are called die (or dice, or bars)

SAPIENZA
UNIVERSITÀ DI ROMA

PROLOGO



1. Photolithography

Boards:
Photolithography is used to make the wires.
Wires are called "interconnect".

Wafers:
Photolithography is used to make the wires,
and also the components beneath.

As a simple example of photolithography,
consider the printing of a PC board:

Start with a drawing of the wires that are needed.



M. Balucani MEMS Seminario 4/211

SAPIENZA
UNIVERSITÀ DI ROMA

PROLOGO

Mask

Go to a specialty photo shop and get a print made;
dark image on clear background,
positive, not negative tone:

This print is the mask, to be used like masking tape.

M. Balucani MEMS Seminario 5/211

SAPIENZA
UNIVERSITÀ DI ROMA


PROLOGO

Photoresist

Photoresist is a liquid
that can be applied as a thin film
like paint.

It acts like the photographic film in a camera.


An image can be developed in photoresist.



M. Balucani MEMS Seminario 6/211

Exposure

Prepare a PC blank and lay the print on top of it:




Shine light from above to expose through the clear regions of the print.

M. Balucani

MEMS Seminario 7/211

Develop

After developing, the photoresist image is identical to the original drawing.





M. Balucani

MEMS Seminario 8/211

Etch

Etch the copper. Use a tank of strong acid.
The acid is a liquid in water.
The acid chemically reacts with the copper.
The reaction chemical dissolves in water.




M. Balucani

MEMS Seminario 9/211

Strip

Remove the photoresist. Use a strong solvent.
The copper image is identical to the original drawing.



This completes the simple photolithography example.
We just made a PCB board.
Photolithography is also used to make wafers.


We know how to do
PCB
What About
IC and MEMS

Comunicare, ovvero scambiare informazioni, significa variare in modo opportuno delle grandezze fisiche


Perché la comunicazione abbia luogo è necessario che il fruitore dell'informazione sia in grado di attribuire un significato alla variazione rilevata

Chiamiamo segnale una qualsiasi grandezza fisica variabile nel tempo che per convenzione o per natura sia "significativa"

Mentre chiamiamo disturbo un segnale "non significativo" che interferisce durante la comunicazione



L'Elettronica si occupa di elaborare e trasmettere segnali elettrici (per esempio, correnti elettriche, differenze di potenziale, campo elettromagnetico, etc...)



IMEKO International Measurement Confederation

Convenzione

SENSORE: È un dispositivo che converte un parametro di una grandezza fisica sotto test in una forma disponibile per il suo trattamento mediante un apparato (di solito è un'uscita elettrica)


TRASDUTTORE: È un apparato che cambia il formato d'uscita di un sensore per facilitarne il calcolo, il confronto, la memorizzazione, etc...

IEC International Electrotechnical Committee


Convenzione

TRASDUTTORE: È un dispositivo in grado di trasformare una grandezza fisica qualsiasi non elettrica in un'altra elettrica

CONVERTITTORE: È quel dispositivo che ha sia in ingresso che in uscita una grandezza elettrica




IMEKO
con def. Trasformatori di variabili




MEMS: MicroElectroMechanical System


Un sistema microelettromeccanico è in insieme di passi di fabbricazione (micro-frabbricazione) che contiene componenti elettronici e sensori e/o attuatori di una grandezza fisica significativa con dimensioni che vanno dal nano-metro al millimetro.




1µm < L < 300µm
Surface Micromachined "Classic MEMS"
300 µm < L < 3 mm
Bulk silicon/wafer bonded structures "MEMS"
10 nm < L < 1 µm
NanoElectroMechanical Systems "NEMS"



USA: Microdynamics, Mechatronics
Europa: Micro System (Technology), Mechatronics
Japan: Micromachines, MicroRobotos, Mechatronics



Sistema Microelettromeccanico
TUTTO INTEGRATO SU UN SOLO CHIP O MCM





The First Integrated Circuit (?)



Jack Kilby, Texas Instruments, 1959




Robert Noyce, Fairchild, 1961




- Use lithography to simultaneously make all of the devices.
- Use oxidation to passivate and insulate the semiconductor surface.
- Use lithography and etching to simultaneously create all the semiconductor contacts.
- Use metal film deposition and lithographic patterning to simultaneously create all of the wiring.

A Manufacturing (Assembly) Breakthrough





Line Widths



(Chaudhri, 1984)

SAPIENZA
UNIVERSITÀ DI ROMA

INTRODUZIONE

Transistor Size Scaling

Channel length (nm)

Year

size of human blood cell

size of a virus

transistor acts as a switch

Transistor channel

Robies virus

0.18 μm

Data - IBM government
Transistor - IBM
Comparison - J. del Rizzo

2-orders of magnitude reduction in transistor size in 30 years.

M. Balucani MEMS Seminario 22/211

SAPIENZA
UNIVERSITÀ DI ROMA

INTRODUZIONE

Nanotechnology is Already Here

Dimension in nm

Year

wire width

gate length

barrier thickness*

equivalent gate thickness

SOURCE: ITRS 2004

*Spacer: refractory metal liner that prevents Cu diffusion into dielectric.

M. Balucani MEMS Seminario 23/211

SAPIENZA
UNIVERSITÀ DI ROMA

INTRODUZIONE

1939 Ebitan & Schockley Propose a Semiconductor Amplifier of Copper Oxide

1948 Schockley, Bardain, & Gibran Conceive Junction Transistor at Bell Laboratories

1959 First IC Patent From TI Fairchild Introduces Planar Process

1971 Intel Introduces First 1K-bit Memory IC

1960: Si, SiO₂, Al

1997: Si, SiO₂, Al silicides, W, TiN

2005: Si, SiO₂, Al & Cu silicides, W, TiN, Ta, CoWP, low-k, Ge, high-k

crystal limited

wiring limited

IC thinning device limited

new materials

M. Balucani MEMS Seminario 24/211

The three paradigms for integrated circuit evolution:

- massively parallel manufacture of circuit elements
- scaling
- materials substitution
nanomaterials?

Semiconducting Nanotube FETs

Very high electron and hole mobilities in CVD SWNT: back-gate FETs





$\mu(\text{max}) \sim 1,000 - 10,000 \text{ cm}^2/\text{Vs}$
(both electrons and holes)

McEwen et al., Donaghi
Inorganic & Applied Polymer, 2002

Top-gate CNT-FET with high- κ dielectric

Jang et al., Science



• Swing ~ 70 mV/decade
• Transconductance ~ 6 mS/V

The three paradigms for integrated circuit evolution:

- • massively parallel manufacture of circuit elements
- scaling
- materials substitution
nanomaterials?

use of nanomaterials in IC's will require techniques for massively parallel assembly


NANOELECTRONIC

MEMS History

- 1950s: Silicon anisotropic etchants (e.g. KOH) discovered at Bell Labs
- Late 1960s: Honeywell and Philips commercialize piezoresistive pressure sensor utilizing a silicon membrane by anisotropic etching
- 1960s-70s: research at Stanford on implanted silicon pressure sensor, neural probes, and a wafer scale chromatography
- 1980s: The first Silicon Valley microsensors and microstructure industry by K. Petersen (IBM), H. Allen, J. Knutti, S. Terry (ex Stanford students)
- Early 1980s: Berkeley and Wisconsin demonstrate polysilicon structural layers and oxide sacrificial layers...rebirth of surface micromachining
- 1984: integration of polysilicon microstructures with NMOS electronics
- 1987: Berkeley and Bell Labs demonstrate polysilicon surface micromechanism; MEMS becomes the name in U.S.; Analog Devices begins accelerometer project
- 1988: Berkeley demonstrates electrostatic micromotor, stimulating major interest in Europe, Japan and U.S.; Berkeley demonstrates the electrostatic comb drive
- 1990s: silicon ink-jet print heads become a commodity

Electrostatic Comb-Drive Resonator

New Idea: Structure moves laterally to surface




C. Nguyen and R. T. Howe, IEEE IEDM, Washington, D.C., December 1993

Esempi di MEMS

Analog Device Accelerometers

- Integration with BiCMOS linear technology
- Lateral structures with interdigitated parallel plate sense/feedback capacitors




- ADXL – 05 (1995)

Esempi di MEMS




Esempi di MEMS

Self-Assembly Processes



Alien Technologies, Gilroy, Calif.
chemically micromachined
"nanoblock" silicon CMOS
chipslets fall into minimum energy
sites on substrate



nanoblocks being fluidically
self-assembled into embossed
micro-pockets in plastic antenna
substrate




Prof. J. Stephen Smith, UC Berkeley EECS Dept.





Esempi di MEMS



Power Fuel Cell Stacks (April 2005) Neah Power Systems





Esempi di MEMS

Mission Impossible



Military self
distruction chips
USA
RUSSIA
CINA

SAPIENZA
UNIVERSITÀ DI ROMA

INTRODUZIONE

Esempi di MEMS

Power Needs of Radio

Time

Present

Micro Power & Integration

Micro Power Output

Battery printed on mote

M. Balucani MEMS Seminario 34/211

SAPIENZA
UNIVERSITÀ DI ROMA

INTRODUZIONE

Esempi di MEMS

1.5 x 1.5 x 1 mm

Proof Mass

Magnet

7mm

I_b

I_a

Anche sfruttando radioattività

Particelle $\beta^{(+,-)}$

(-) Elettrone e antineutrino

(+) Positrone e neutrino

PFM tip

Ferroelectric film

Bender Substrate

Applied Load

M. Balucani MEMS Seminario 35/211

SAPIENZA
UNIVERSITÀ DI ROMA

INTRODUZIONE

Esempi di MEMS/NEMS

MEMS (NEMS?) Memory: IBM's Millipede

Array of AFM tips write and read bits:
potential for low and adaptive power

"MILLIPEDE"

Highly parallel, very dense AFM data storage system

2D cantilever array chip

Multiplex driver

Storage medium (thin organic film)

M. Balucani MEMS Seminario 36/211

SAPIENZA
UNIVERSITÀ DI ROMA

INTRODUZIONE

10 μm

20 μm

100 μm

magnetically coated tip

path of cantilever

$z = T$ predetermined value of z

magnetic domains

flat magnetic sample

M. Balucani MEMS Seminario 37/211

SAPIENZA
UNIVERSITÀ DI ROMA

INTRODUZIONE

Electrostatic NEMS Motor

Alex Zettl, UC Berkeley, Physics Dept., July 2003

Esempi di NEMS

multi-walled carbon nanotube rotary sleeve bearing

500 nm

M. Balucani MEMS Seminario 38/211

SAPIENZA
UNIVERSITÀ DI ROMA

INTRODUZIONE

Esempi di MEMS

Permalloy beam Copper coil

Mass = 11 μg
Flight Time Continuum = 50 seconds
Wingspan = 1.5 mm
Length = 0.5 mm
Power = 1.3 mW

M. Balucani MEMS Seminario 39/211

SAPIENZA
UNIVERSITÀ DI ROMA

INTRODUZIONE

Esempi di MEMS

M. Balucani MEMS Seminario 40/211

SAPIENZA
UNIVERSITÀ DI ROMA

INTRODUZIONE

Esempi di MEMS

M. Balucani MEMS Seminario 41/211


SAPIENZA
UNIVERSITÀ DI ROMA


INTRODUZIONE

Microcanali 3D in PDMS

Microstrutture in PMMA realizzate attraverso Hot Embossing

M. Balucani MEMS Seminario 42/211





SAPIENZA
UNIVERSITÀ DI ROMA

INTRODUZIONE

Cleanroom

“Una camera dove la concentrazione di particelle sospese viene controllata. Costruite ed utilizzate in modo da minimizzare l'introduzione, la generazione e la ritenzione di tali particelle all'interno della camera, e dove gli altri parametri significativi come la temperatura, l'umidità e la pressione sono controllati secondo le necessità.”

(ISO 14644 -1)

M. Balucani MEMS Seminario 48/211



FABLESS must!

D/M&E/T

D/E/T Alignment Verification Data Requirements

■ **Physical Layout Design Rules**

- ▲ **Minimum geometry (minimum design ground rules)**

Mechanical and Electrical Design Rules

- **Ek** Expected, best and worst case for device mechanical and electrical parameters
 - ▲ **(e.g., V_f , L_{ed} , V_{ed} , etc.)**
- ▲ **Parasitic effects**

■ **Process Equipment List (baseline set under consideration)**

■ **Process Flow**


■ **Product and Technology Roadmap**



Scaling

• **Why is scaling important for MEMS?**

- MEMS are often >1000x smaller than macro counterparts.
- We need to develop new intuition of microscale phenomena.
- Otherwise, different scaling of any one property can be a big roadblock!



• **Constraints on life**

- Land-based life contends with gravity at large scale, drying out at small scale.
- Water-based life increases range of sizes by evading gravity and drying out.





Scaling

Bug's Life



- Most abundant creatures are 1-2 mm in size.
- Walking on water is possible as surface tension supports small weights, but swimming is not fun.
- Bugs are cold-blooded to manage faster cooling and heating.
- Bugs are not easily injured.
- They can lift 10-50x their weight.
- They jump roughly as high as people do!




Work = weight × height
Force ~ muscle mass

Mechanical Strength

Cantilever bending (Mechanical Parameters)

Density of Material = $3.5 \times 10^3 \text{ kg/m}^3$

Young's Modulus = 10^{12} N/m^2



Material properties such as Young's modulus remain approximately the same in the micro and macro versions.

However, they are relatively more different in case of nano dimensions because nano dimensions come closer to molecular level.

Mechanical Strength

Consider that the dimensions of the cantilever are reduced 10000 times, i.e the length, width and thickness change from 100 cm, 10cm and 1cm to 100microns, 10 microns and 1 micron respectively.

If S represents any dimension in general then,

Mass

Mass = Density x Volume = Constant x S^3

Therefore mass goes down (10^4)³ or is reduced 10^{12} times as the original beam

Strength to Mass Ratio

Total strength scales with its cross-sectional area. Hence, total strength scales as S^2 . Hence, total strength to mass ratio scales as S^{-1} .

As a result, the micro cantilever is 10^4 times stronger than the macro model.

Mechanical Strength

Deflection

$$d = \frac{Fl^3}{3EI} = \frac{4Fl^3}{Ebt^3}$$

Labels in diagram:
 - Force: F
 - length: l
 - Young's Modulus: E
 - Moment of Inertia: I
 - width: b
 - thickness: t

Force will vary with cross-sectional area if the stress is to be kept constant

Therefore, deflection is proportional to S^1 . Therefore, the same stress is generated in the two models if the deflection in the microcantilever is 10^4 times the deflection in the macro model, thus maintaining the bending shape.

A much smaller force can be sensed (10^{-8} times) with the micro cantilever.

Strength-to-weight ratio = area/weight $\sim [s^{-1}]$

Stiffness $\sim [s^1]$



Magnetic Forces

- Constant current density $\sim [s^{-2}]$




$$F_{\text{magnetic}} = \begin{bmatrix} - \\ \rho^2 \\ \rho^2 \\ \rho^2 \\ \rho^2 \end{bmatrix} \quad I_{\text{magnetic}} = \begin{bmatrix} - \\ \rho^{-1} \\ -2\rho^2 \\ \rho^2 \end{bmatrix}$$

$$F = \frac{\mu_0}{2\pi} I_1 I_2 \frac{l}{d} + \dots$$

$$I = \int J \cdot dA = JA = [s^{-2}] \cdot [s^2] = [s^0]$$

$$F = \frac{\mu_0}{2\pi} I_1 I_2 \frac{l}{d} = [s^1]$$





Electrostatic vs. Magnetic Microactuation

Electrostatics


- Generally better scaling at microscale
- Simple actuation with pair of electrodes separated by insulator
- Voltage switching easier than current switching
- Energy loss through Joule heating is lower
- High-force short-range motion concentrated, as in stepper motor

$$F_{\text{electrostatic}} = \begin{bmatrix} \rho^2 \\ \rho^2 \\ - \\ - \end{bmatrix}$$


Magnetics

- Absolute forces, displacements larger
- Can operate in harsh environments
- Magnetic materials not standard
- 3D magnets harder to microfabricate using planar IC processes
- High currents, power dissipation

$$F_{\text{magnetic}} = \begin{bmatrix} - \\ \rho^2 \\ \rho^2 \\ \rho^2 \end{bmatrix}$$



An electrostatic micromotor



An electrostatic comb drive actuator

Summary of the scaling


$$F = \begin{cases} s^1 & \text{surface tension, electrostatic where } E=[s^{-0.5}] \\ s^2 & \text{electrostatic where } E=[s^0], \text{ pressure forces, biological} \\ & \text{force, magnetic where } J=[s^{-1}] \\ s^3 & \text{magnetic where } J=[s^{-0.5}] \\ s^4 & \text{magnetic where } J=[s^0] \end{cases}$$

Force law that behave as $[s^1]$ and $[s^2]$ are the most promising

Don't fight forces that scale as $[s^1]$


- Friction


Flow chart of micro-manufacturing process



Processi Tecnologici Fondamentali
Process flow of IC & MEMS fabrication


- Processes of IC and MEMS are almost the same
- Process complexity/yield depends on repetition of central loop







Wafers

- A. Make silicon from sand.
- B. Make the silicon very pure.
- C. Form the silicon into a large single crystal (ingot, boule, ampule), which is cylindrical in shape.
- D. Grind & finish the crystal.
- E. Slice up the crystal into wafers.
- F. Round the edges.
- E. Polish one side of the wafer. Clean.




•**Raw Material:** Silicon is the raw material of course, the crucible at the right is filled with pure Polysilicon chips. These chunks of Poly have been made from sand by means of different complex reduction steps and final step is a purification process using Trichlorosilane and Hydrogen.



Then the Polysilicon is further distilled and reduced and finally deposited on heated Titanium or Tantalum tubes. After further processing it becomes the material you see at the RIGHT or it may be in a granular form. The Poly is in a quartz container called a crucible and this material is now ready to go on to the next processing step in the manufacturing of a high quality Silicon wafer. This part of the manufacturing process is carried out by large Silicon manufacturers or the material is sometimes purchased by Silicon companies from other vendors.

Electronic Grade Poly





Monocrystalline Silicon




Polycrystalline Silicon



Crystal Pulling is the next step in the Manufacturing of a Silicon wafer. In this process the Polysilicon chunks or granules are loaded into the Quartz crucible of the Crystal pulling furnace along with a small amount of either Boron, Phosphorus, Arsenic or Antimony dopant. The Polysilicon is then melted at a process temperature of 1400° C in a high purity Argon gas ambient. Once the proper "melt" is achieved a "seed" of single crystal Silicon is lowered into the melt. Then the temperature is adjusted and the seed is rotated as it is slowly pulled out of the molten Silicon. The surface tension between the seed and the molten Silicon causes a small amount to rise with the seed, as it is pulled and cooled into a perfect monocrystalline ingot with the same crystal orientation as the seed. The cut-away view at the RIGHT is of the lower portion of the crystal pulling furnace, these machines can stand 350-500 cm high and are quite complex in nature. These furnaces also must be very stable and vibration free since the process takes hours and the slightest jarring of the furnace can break the Ingot from the seed.

Silicon wafer fabrication



Cz crystal pulling furnace



Next the finished **Ingot** is ground to a rough size diameter (a little larger than a finished wafer) and it is either notched or flatted along it's length to indicate the orientation of the Ingot. This is also a point when many inspections are made on the ingot to catch any major flaws or problems with resistivity etc. The 200mm and 150mm ingots at the RIGHT are freshly pulled and have not yet been ground, notched or flatted



Slicing: In the next step the Ingots are sliced into wafers using a diamond ID saw or other type of saw. Deionized water is used to cool the blade on this ID (inside diameter) saw. The saw at the RIGHT is slicing 150mm wafers and if you look closely you can see the major flat of the wafer on the left



Lapping is next, in this step the Ingots have now become rough cut Silicon wafers with saw marks and other defects on both sides of the wafer. Also at this point the wafer is much thicker than it will be when it is finished. Lapping the wafers accomplishes several things, it removes saw marks and surface defects from the front and backside of the wafers, it thins the wafer and relieves a lot of the stress accumulated in the wafer from the sawing process. Both before and after the lapping process many in-process checks will be done on the Silicon wafers and more fall-out will occur. After lapping the wafers go thru several cleaning, etching steps using sodium hydroxide or acetic and nitric acids to remove microscopic cracks and surface damage caused by the lapping process, this is followed by followed by deionized water rinses.



Silicon wafer fabrication



•**Edge grinding or rounding** is an important part of the wafer manufacturing process, it is normally done before or after lapping, this rounding of the edge of the wafer is very important! If it is not done the wafers will be more susceptible to breakage in the remaining steps of the wafer manufacturing process and the device manufacturing processes to come. If you look at the edge of a finished wafer you will see the edge rounding even in the notch area of 200mm and 300mm wafers. On the best **Prime wafers** the edges are also highly polished, this can improve cleaning results on wafers and reduce breakage up to 400%. **Process Specialties** has seen a notable **yield** differential between **poorly** and perfectly edge rounded material.

•**Polishing** is the next step in the wafer manufacturing process. Most Prime wafers go through 2-3 polishing steps using progressively finer **slurry** (slurry is the polishing compound). The polishing is normally done on the frontside of the wafer, but sometimes it is done on both sides. Polishing is done on huge precision machines that are capable of extraordinary tolerances...



Prior to final polishing some wafers may receive what is called **backside damage**, two examples would be bead blast and brush damage. The wafers may also receive a backside coating of **Polysilicon**, all these treatments are done to the backside of the wafer for the purpose of **Gettering** defects (later in the device manufacturing process these backside treatments will draw **defects** in the Silicon towards the backside of the wafer and away from the frontside where the devices are being built, this is called **Gettering**). After polishing the wafers are rinsed in DI water and scrubbed to remove any residual slurry compounds from the wafer



•**Final Cleaning:** The next step in the process after polishing is a rather intense regimen of cleans and scrubs to remove trace metals, residues and particles from the surface(s) of the finished Silicon wafers. Normally most wafer manufacturers use a final cleaning method developed by RCA in the 1970's the first part of this clean is called SC1 and consists of Ammonium Hydroxide followed by a dilute Hydrofluoric acid clean followed by a DI water Rinse. Next the SC2 clean which consists of Hydrochloric acid and Hydrogen peroxide followed by a DI water rinse. Many companies modify these cleans to make them even more effective. After all this cleaning and rinsing the finished wafers will now go through a front and backside scrub to remove even the smallest particles.

- RCA Clean**
- The most commonly used clean - the RCA clean includes multiple steps:
 - SC1 (standard clean 1) - removes organic films and particles.
 - SC2 (standard clean 2) - removes metals.
 - HF (hydrofluoric acid) removes silicon dioxide layers.
 - May include SPM (sulfuric peroxide) - removes gross organic layers.

•**Final sort and inspection:** This is one of the last steps in the long wafer manufacturing process. It is here that the wafers either meet or fail the specifications the customers (IC & MEMS manufacturers) have asked for. There are many specifications the final prime wafers must meet according to agreements made between the customers and the Silicon manufacturer. We will talk about these specifications in a generalized form here, some specifications are tighter, some more relaxed depending on the end user and their requirements. Not including particles and other visual measurements most final sorting of wafers occurs on an automated system like the ADE 9650 pictured at the RIGHT. These compact systems can measure many different parameters including Thickness, Bow/Warp, TTV, Site & Global flatness, Type and Resistivity





•**Prime Grade** - The highest grade of a silicon wafer. SEMI indicates the bulk, surface, and physical properties required to label silicon wafers as "Prime Wafers". Used to manufacture devices, etc., best grade has tight mechanical and electrical properties



•**Test Grade** - A virgin silicon wafer of lower quality than Prime, and used primarily for testing processes. SEMI indicates the bulk, surface, and physical properties required to label silicon wafers as "Test Wafers". Used in research & testing equipment.

•**Reclaim Grade** - A lower quality wafer that has been used in manufacturing and then reclaimed (etched or polished) and subsequently used again in manufacturing



Czochralski process: widely-used to make single crystal Si

Silicon wafer fabrication




M. Balucani

MEMS Seminario 85/211



Silicon wafer fabrication



M. Balucani

MEMS Seminario 86/211




- Struttura cristallina cubica a diamante.
- Cella elementare di lato $a=5,43\text{\AA}$
- N° di coordinazione 4: ogni atomo ha 4 vicini distanti $d=2,43\text{\AA}$ disposti ai vertici di un tetraedro con i quali forma dei legami covalenti
- La struttura cristallina si ottiene intersecando due celle cubiche a facce centrate traslate di $1/4$ lungo la diagonale principale
- Atomi/centimetrocubo: $5 \cdot 10^{22}$ atomi/cm³

$$(8)_c + (6)_f + (4)_t = (8/8) + (6/2) + (4) = 8$$


$$8/a^3 = 8/(5,43 \cdot 10^{-8})^3 = 5 \cdot 10^{22} \text{ atomi/cm}^3$$

$$\text{Density} = \frac{\frac{\text{atomi}}{\text{cm}^3} \cdot \frac{\text{g}}{\text{moli}}}{\frac{\text{atomi}}{\text{moli}}} = \frac{5 \cdot 10^{22} \cdot 28,09}{6,02 \cdot 10^{23}} = 2,33 \left[\frac{\text{g}}{\text{cm}^3} \right]$$



M. Balucani

MEMS Seminario 87/211



SAPTENZA
UNIVERSITÀ DI BOLOGNA

Processi Tecnologici Fondamentali

Deposition processes

Deposition, Oxidation and Diffusion

- **Issues** of deposition : Compatibility, Conformality
- **Process:**
 - Spin casting/Spin coating
 - PVD – physical vapor deposition
 - CVD – chemical vapor deposition
- Barrier layer formation**
 - **Materials**
 - SiO₂: most common
 - Si₃N₄, polysilicon and metals are used in the process flow
 - **Process**
 - Thermal oxidation, Evaporation, Sputtering, CVD

M. Balucani MEMS Seminario 95/211

SAPTENZA
UNIVERSITÀ DI BOLOGNA

Processi Tecnologici Fondamentali

Thermal oxidation

Deposition, Oxidation and Diffusion

- Fundamental process for silicon device fabrication
- Silicon is consumed as the silicon dioxide is grown
- Growth occurs in oxygen and/or steam at 800-1200C
~2um films are maximum practical
- Oxidation can be masked with silicon nitride, which prevents O₂ diffusion



M. Balucani MEMS Seminario 96/211

Thermal oxidation

Deposition, Oxidation and Diffusion

Process parameter: temp. and time

Lower temp. Thin oxide	$t_{ox} \propto \text{time}$
Higher temp. Thick oxide	$t_{ox} \propto \text{time}^{1/2}$



Deposition, Oxidation and Diffusion

SiO2 COLOR CHART

Thickness (Å)	Color	Comments
100	Red	Thin
150	Orange	
200	Dark red to red violet	
250	Red violet	
300	Orange blue	
350	Light blue to medium blue	
400	Medium blue to dark blue	
450	Dark blue to purple	
500	Light purple to purple	
550	Purple to violet	
600	Dark violet	
650	Blue to dark blue	
700	Dark blue to blue	
750	Blue to light blue	
800	Light blue to cyan	
850	Cyan to green	
900	Green to yellow-green	
950	Yellow-green	
1000	Yellow	
1050	Light yellow	
1100	Yellow	
1150	Orange	
1200	Orange-red	
1250	Red	
1300	Red-violet	
1350	Red	
1400	Dark red	
1450	Red	
1500	Orange-red	
1550	Orange	
1600	Yellow-orange	
1650	Yellow	
1700	Light yellow	
1750	Yellow	
1800	Orange	
1850	Orange-red	
1900	Red	
1950	Red-violet	
2000	Red	
2050	Dark red	
2100	Red	
2150	Orange-red	
2200	Orange	
2250	Yellow-orange	
2300	Yellow	
2350	Light yellow	
2400	Yellow	
2450	Orange	
2500	Orange-red	
2550	Red	
2600	Red-violet	
2650	Red	
2700	Dark red	
2750	Red	
2800	Orange-red	
2850	Orange	
2900	Yellow-orange	
2950	Yellow	
3000	Light yellow	

Nanometrics

Chemical Vapor Deposition - CVD

Deposition, Oxidation and Diffusion


- Gases dissociate on surfaces at high temperature
- Typically done at low pressure (LPCVD) rather than atmospheric (APCVD)
- LPCVD pressures around 300mT (0.05% atm)
- Moderate temperatures
 - SiO_2 : 450C
 - polysilicon : 580-650C
 - Si_3N_4 : 800C
 - Si_3N_4 : 900-1000C LPCVD low stressed
- Very dangerous gases
 - Silane: SiH_4
 - Arsine, phosphine, diborane: AsH_3 , PH_3 , B_2H_6

Atmospheric Pressure
APCVD
Reduced Pressure
RPCVD. Also called Sub-Atmospheric, SACVD
10 Torr or greater
Torr = mm Hg = millimeter of mercury
Atmosphere = 760 Torr
Low Pressure
LPCVD
Less than 10 Torr
Plasma Enhanced
PECVD
Always low pressure

Deposition, Oxidation and Diffusion

Process

- (1) Gas phase is injected into the chamber
- (2) Thermal decomposition and/or reaction of gaseous compounds occur on the substrate surface
- (3) Desired material is deposited directly from the gas phase to form thin layer



M. Balucani

MEMS Seminario 100/211

Deposition, Oxidation and Diffusion

- Conformal coating covers all surfaces to a uniform depth
- Planarizing coating tends to reduce the vertical step height of the cross-section
- Non-conformal coating deposits more on top surfaces than bottom and/or side surfaces



Conformal


Planarizing

Non-conformal

M. Balucani

MEMS Seminario 101/211

Deposition, Oxidation and Diffusion



The WDF-A1 equipped with the optional RTE-1 Robot Transfer System.



M. Balucani

MEMS Seminario 102/211



Physical Vapor Deposition - Evaporation

- Evaporate metals in a tungsten crucible
 - Aluminum, gold
- Evaporate metals and dielectrics by electron-beam
 - Refractory metals (e.g., tungsten)
 - Dielectrics (e.g., SiO₂)
- Typically line-of-sight deposition
- Very high-vacuum required to prevent oxidation (e.g., Al)


Deposition, Oxidation and Diffusion



Evaporation process

- (1) Heating target with desired material to evaporate in the vacuum chamber
- (2) Thin film is formed on the substrate

Disadvantage: high temperature, high vacuum



Deposition, Oxidation and Diffusion




Physical Vapor Deposition - Sputtering

- Sputtered metals and dielectrics
 - Argon plasma sputters material (small #s of atoms) off target
 - Ejected material takes ballistic path to wafers

Typically line-of-sight from a distributed source
Requires high vacuum depending on material

Mechanism: Physical process by impact of ions (plasma state)

- (1) impacting target surface with accelerated ions (Ar⁺)
- (2) knocking out atoms from the target surface
- (3) transporting atoms to the substrate for deposition
- (4) spin the substrate to achieve uniform thickness



Deposition, Oxidation and Diffusion

SAPIENZA
UNIVERSITÀ DI ROMA

Processi Tecnologici Fondamentali

Solid Solubility

Diffusion Masks

M. Balucani MEMS Seminario 109/211

SAPIENZA
UNIVERSITÀ DI ROMA

Processi Tecnologici Fondamentali

Diffusion Coefficient

Dopant Chemicals			
	Solid	Liquid	Gas
Antimony	Sb ₂ O ₃		
Arsenic	As ₂ O ₃		AsH ₃
Phosphorus	P ₂ O ₅	POCl ₃	PH ₃
Boron	B ₂ O ₃	BBr ₃ BCl ₃	BF ₃ B ₂ H ₆

$$x = \sqrt{Dt}$$

M. Balucani MEMS Seminario 110/211

SAPIENZA
UNIVERSITÀ DI ROMA

Processi Tecnologici Fondamentali

Impiantazione Ionica

Use BF₃ (boron trifluoride) gas as an ion source.

Shoot the B ions at the wafer.

Choose a proper energy so the B ions do not go through the oxide.

Vendors: Eaton, Varian, Applied, Genus


The B ions implanted into the wafer are going to produce the diode shortly.

M. Balucani MEMS Seminario 111/211




Deposition, Oxidation and Diffusion

Implant Range



Implant Spread





Deposition, Oxidation and Diffusion

Doping Precision


in volume wafer manufacturing

Diffusion

- 10% is easy
- 5% with effort
- 3% very difficult, especially for low doses

Implant

- 5% is easy
- 1% with effort; items:
 - channeling offset angle
 - gas scattering
 - wafer flexure when clamped





Etching process

Etch

- Classification: (Wet vs. Dry), (Isotropic vs. Anisotropic)

- Wet vs. Dry etching

Wet etching : liquid etchant

Dry etching : gas or plasma

Physical vs. Chemical

Plasma, Sputter, RIE


- Issues of etching : Anisotropy, Selectivity



Etching Issues - Anisotropy

Etch

• Isotropic etchants etch at the same rate in every direction





Wet vs. Dry etching

Etch

	Phase	Accuracy	Complexity Cost	Process	Mechanism
Wet	Liquid	Low (Undercut)	Simple Cheap	Dipping	Chemical
Dry	Gas Plasma	High	Complex Expensive (x10-100)	Gas(Vapor) Plasma Sputter, RIE	Chemical Physical

Chemical : Gas (Vapor-phase), Plasma

Physical : Sputter

Both : RIE (Reactive Ion Etching)




Fasi del wet etching

L'attacco bagnato (wet) si svolge in tre fasi:

1. diffusione dei reagenti
2. reazione alla superficie
3. trasporto dei prodotti della reazione

Etch



Tutte le soluzioni utilizzate contengono:


1. un ossidante
2. un acido o una base per attaccare l'ossido
3. un diluente per il trasporto dei reagenti e prodotti della reazione



Etching isotropo: profili

- Un attacco chimico bagnato può essere **isotropo** o **anisotropo**.
- Per un **attacco isotropo**:
 - il tasso di attacco è lo stesso in tutte le direzioni (il tasso verticale e quello laterale è lo stesso) → **profili rotondi**
 - quindi non dipende dall'orientazione cristallografica e dalla maschera (forma e orientamento).
 - Gli attacchi isotropi provocano undercutting
 - In genere si usano soluzioni acide
 - Si lavora a temperature basse (<50°C)

Etch






Etching anisotropo: profili

- Un **attacco anisotropo** dipende fortemente dall'orientazione cristallografica:
 - il tasso di etching cambia di molto a secondo del piano cristallino a contatto con la soluzione → **trench e cavità**;
 - In genere si usano **soluzioni basiche** (KOH, NaOH, TMAH, EDP) e si lavora a temperature alte (>50°C)
 - l'**orientazione**, la **forma** e le **dimensioni della maschera** sono determinanti nel processo di etching per la forma finale della struttura.

Etch






Geometrie di etching

- I piani {111} sono quelli più vicini tra loro (maggiore densità atomica), e vengono attaccati più lentamente degli altri.
- Nei wafer {100} i piani {111} formano un angolo di 54,74° e rappresentano i piani laterali delle forme di etching.

Etch






Geometrie di etching

- Se l'apertura della maschera è piccola si riescono a ottenere delle forme piramidali di altezza ~0,7·a
- Se l'apertura è abbastanza grande si riesce a bucare completamente il wafer
 - per wafer da 600um di spessore (6 inch) → $W_m > 849\mu m$

Etch






Geometrie di etching

- Si riescono ad ottenere pareti parallele allineando la maschera a 45° rispetto al piano piatto (110)

Etch




- Si ha però underetching pari alla profondità z poiché le pareti sono tutte di tipo {100}
 - Per tempi lunghi di etching possono comparire i piani {111}



Geometrie di etching

- Gli angoli concavi circondati da piani {111} non vengono attaccati, mentre quelli convessi vengono attaccati rapidamente:
 - L'etching degli angoli convessi scopre piani {411} che hanno un etch rate molto alto.
- Questo provoca undercutting che viene utilizzato per la costruzione di cantilever



M. Balucani

MEMS Seminario 124/211



Materiali per maschere

Etch

- Si_3N_4
 - CVD è il migliore
 - Sputtered è scarso
 - Selettività $Si/Si_3N_4 > 10^4$ in KOH
- SiO_2
 - Termico è il migliore
 - CVD ha una velocità di etch 30% più grande
 - Sputtered è scarso (etch rate 2-3 volte maggiore)
 - Selettività $Si/SiO_2 > 15$ in KOH
- Fotoresist
 - Pochissimi minuti e soluzioni acide

M. Balucani

MEMS Seminario 125/211



Etching anisotropo

Etch

- Idrossidi alcalini
 - NaOH, KOH, CsOH
- Idrossidi ammoniacali quaternari
 - Idrossido d'ammonio NH_4OH
 - Tetrametilammonio idrossido $(CH_3)_4NOH$
- EDP
 - Etilendiammina $NH_2(CH_2)_2NH_2$
 - Pirocatechina $C_6H_4(OH)_2$
 - Acqua

M. Balucani

MEMS Seminario 126/211



Etching dei metalli

- Rame e Nichel
 - 30% FeCl₃
 - 5% Piranha (30% H₂O₂, 70% H₂SO₄)
- Cromo
 - Acqua Regia (75% HCl, 25% HNO₃)
- Oro
 - Acqua Regia
 - Acidi iodici
- Argento
 - Acidi iodici; HNO₃

Etch



Electrochemical Etch Stop

- **Electrochemical etch stop**
 - n-type epitaxial layer grown on p-type wafer forms p-n diode
 - $p > n \rightarrow$ electrical conduction
 - $p < n \rightarrow$ reverse bias current
 - Passivation potential – potential at which thin SiO₂ layer forms, different for p- and n-Si
- **Set-up**
 - p-n diode in reverse bias
 - p-substrate floating \rightarrow etched
 - n-layer above passivation potential \rightarrow not etched

Etch







Electrochemical Etch Stop

- **Electrochemical etching on preprocessed CMOS wafers**
 - N-type Si well with circuits suspended from SiO₂ support beam
 - Thermally and electrically isolated
 - TMAH etchant. At bond pads safe

Etch




Reay et al. (1994)
Kovacs group, Stanford U.





What Is Bulk Micromachining?



Etch

M. Balucani



MEMS Seminario 133/211



Pressure Sensors

Bulk micromachined pressure sensors

- Piezoresistivity – change in electrical resistance due to mechanical stress
- In response to pressure load on thin Si film, piezoresistive elements change resistance
- Membrane deflection < 1 μm




M. Balucani

MEMS Seminario 134/211



Pressure Sensors

- Only 150 x 400 x 900 μm³



Catheter-tip pressure sensor, Lucas NovaSensor

M. Balucani


MEMS Seminario 135/211



Vapor Phase Etching of Silicon

Etch

- Vapor-phase etchant XeF_2



- Set-up


- Xe outlines at room T
- Closed chamber, 1-4 Torr
- Pulsed to control exothermic heat of reaction

- Etch rates: 1-3 $\mu\text{m}/\text{min}$ (up to 400), isotropic

- Etch masks: photoresist, SiO_2 , Si_3N_4 , Al, metals

- Issues

- Etched surfaces have granular structure, 10 μm roughness
- Resist: XeF_2 reacts with H_2O in air to form Xe and HF




Xeolix



Etching with Xenon Difluoride

Etch

- Post processed CMOS Inductor




Peter Gross



Plasma etching

Etch

What is **PLASMA**? Electrically neutral ionized gas
 Regions of plasma vary with pressure and current
 low current plasma (mA) : discharge (e.g. glow discharge)
 high current plasma (>10A) : arc
 Less than 1% of gas is ionized (weakly vs. highly ionized)
 Other gas is dissociated -> **Radicals** are produced
 Chemical reaction by radicals



Anisotropic and Selective etching is possible !



Reactive Ion Etching (RIE)

Principle : Plasma is struck in the gas mixture and ions accelerate toward substrate

Etch

Reaction occurs on the surface (chemical)
Impact of ion is similar to sputter etching (physical)

Controlling balance between chemical and physical
Physical : Anisotropic
Chemical : Isotropic

Deep RIE (DRIE) : altering two gas compositions
High aspect ratio of 50:1, High etching rate




Plasma Etching of Silicon

Etch

Plasma phase etching processes

- Sputtering**
 - Physical, nonselective, fast
- Plasma etching**
 - Chemical, selective, isotropic
- Reactive ion etching (RIE)**
 - Physical and chemical, fairly selective, directional
- Inductively-coupled RIE**
 - Physical and chemical, fairly selective, directional



- Crystalline silicon**
 - Etch gases - fluorine, chlorine-based
 - Reactive species - F, Cl, Cl₂
 - Products - SiF₄, SiCl₄




High-Aspect-Ratio Plasma Etching

Etch

- Deep reactive ion etching (DRIE) with inhibitor film**
 - Inductively-coupled plasma
 - Bosch method for anisotropic etching. 1.5 - 4 μm/min

- Etch cycle (5-15 s)
- Si₄ (Si₂)⁺ etches Si
- Deposition cycle (5-15 s)
- C₂F₆ deposits fluorocarbon protective polymer (-CF₂)_n

- Etch mask selectivity: SiO₂ ~ 200:1, photoresist ~ 100:1
- sidewall roughness: scalloping < 50 nm
- sidewall angle: 90 ± 2°



SAPIENZA
UNIVERSITÀ DI ROMA

Processi Tecnologici Fondamentali

DRIE Examples

Etch

Micrographs showing various DRIE structures: a gear-like structure, a grid of rectangular holes, a series of vertical trenches (20 μm scale), and a zig-zag pattern (20 μm scale).

References: Keller, MEMS Precision Manufacturing; Spring - Klaassen, et al, 1995

M. Balucani MEMS Seminario 145/211

SAPIENZA
UNIVERSITÀ DI ROMA

Processi Tecnologici Fondamentali

POROUS SILICON MICROMACHINING

Use of porous silicon as sacrificial layer for the formation of free standing membranes on top of a cavity

Etch

Examples of free standing polysilicon membranes and cantilevers.

Micrographs showing examples of free standing polysilicon membranes and cantilevers. Scale bars: 20 μm, 50 μm, 10 μm, 20 μm.

M. Balucani MEMS Seminario 146/211

SAPIENZA
UNIVERSITÀ DI ROMA

Processi Tecnologici Fondamentali

Anodic etching of p-type silicon

Formation of deep pores in silicon with very high aspect ratio

- <100> p-type silicon wafers (5-1000 Ω cm), 300 μm thick, 10cm diameter
- H₂SO₄ / H₂O₂ cleaning
- anodic etching using electrolyte containing aqueous HF / DMF -solution (Dimethylformamide)
- galvanostatic condition (constant current)

Etch

Schematic diagram of anodic etching setup showing Cathode, Anode, and Silicon wafer. SEM image shows deep pores in silicon with very high aspect ratio.

M. Balucani MEMS Seminario 147/211

Photolithography

In Greek:

Photo = light

Litho = rock

Graphy = write

Photolithography = writing on rocks with light

Some people use the word photolithography in the original sense, including etch. Most people in wafer fab use the word photolithography to mean just the photoresist part, through develop, not including etch.

Another common fab word for photolithography is "masking".



Photolithography for dimension much smaller than 1 mm is often called "microphotolithography" or "microlithography"

Photolithography for dimension much smaller than 1 μm is often called "nanophotolithography" or "nanolithography"

Stay in a clean room
Remember dust

Photolithography

• Classificazione litografica



Photolithography

Photolithography Steps

Prepare substrate	Oxidize, perform CVD, metallize
Prepare surface	Clean, dehydrate, prime, bake
Apply resist	Spin, spray, dip
Soft bake	Cure at low temperature to dry
Align and expose	Align and selectively expose
Develop	Dissolve resist in selected regions
Develop inspect	Verify image accuracy
Hard Bake	Cure at higher temperature
Etch	Acid or plasma
Strip resist	Acid, organic solvent or plasma
Final inspect	Verify image accuracy




Projection Printer

The field of view problem is sidestepped by using a narrow slit field of view, and scanning the image across the wafer.

Name problem: Stepper is also a "projection printer".

Dominant technology 1975 - 1985.



Stepper

Also called DSW (Direct Step on Wafer).

Works like the original mask maker small field of view, repeated exposures.

Vendors: Nikon, SVG, Canon, ASM

M:1 Step and Repeat
1:1 Step and Repeat

$$l_m = k \frac{\lambda}{NA}$$

l_m is the **minimum feature size** (also called the **critical dimension (CD), target design rule**).



Expose photoresist with shorter wavelength, for smaller images:

Mercury Discharge lamp

g-line	436 nm	(violet) original technology
i-line	365 nm	ultraviolet (UV) most current fabs

Excimer lasers are now being introduced, for "deep" UV:


KrF	248 nm	for newest pilot fabs
ArF	193 nm	proposed for future technology

Reticle Reduction

- 1982 Pilot Line mostly 10X
- 1987 Use in manufacturing mostly 5X. Some 1X (Ultratech)
- 1995 Mixture 5X, 4X, 2X, 1X. 5X for "critical" layers
- 1996 Stepping scanner, with much larger field of view
- 1998 Many options available for reticle size



Double Side Litho



Principle of double side alignment system: (a) read alignment marks from mask, (b) read alignment marks from wafer, (c) align the relative position of mask and wafer to overlap the two marks



Classificazione Packaging

Wire

Chip

Packaging 1st level (single chip module)

Packaging 2nd level (assembly module)

COB

Packaging 3rd level (module or PCB)

Packaging 4th level (system module)

M. Balucani MEMS Seminario 166/211



Classificazione Packaging


- | | |
|-------------------------|--|
| Materiale: | Montaggio: |
| ✓ Plastica | ✓ THT (Through Hole Technology) |
| ✓ Ceramica | ✓ SMT (Surface Mount Technology) |
| ✓ Metallo | |
| Pin: | Bonding: (Tecniche d'interconnessione) |
| ✓ Numero | ✓ Wire bonding |
| ✓ Disposizione spaziale | ✓ TAB (Tape Automated Bonding) |
| ✓ Forma | ✓ Flip chip |



Through Hole Technology





Surface Mount Technology







PGA o Pin Grid Array
Tecnologia TH



BGA o Ball Grid Array
Tecnologia SM






M. Balucani

MEMS Seminario 169/211



Griglia di sfere di materiale saldante
Si fa uso di layer per la redistribuzione dei contatti
Diametro sfere = (100-500) μ m
Tecnologia flip chip (sfere sui pad)
Fissaggio con ultrasuoni
Dopo il montaggio si deposita strato adesivo isolante lungo il perimetro



M. Balucani

MEMS Seminario 170/211



MEMS Packaging


- IC Packaging
 - Well developed processes (dicing, pick and place, wire bonding....)
 - 30% to 95% of the manufacturing cost
- MEMS Packaging
 - Specially designed process
 - Difficult to package moving structures
 - Most expensive process in micromachining

M. Balucani

MEMS Seminario 171/211

MEMS Packaging Issue


- Example
Surface-Micromachined accelerometers by Analog Device, Inc.
- Key Issues
Free standing microstructures
Temperature sensitive microelectronics



ADXL50 by Analog Devices, Inc.

Proposed Approach

- To adopt IC packaging processes as much as possible
- To protect MEMS devices and follow IC packaging processes
- Encapsulations (caps) are required



MEMS Encapsulation Process

- Integrated MEMS Encapsulation Process
 - Guckel (1984) reactive gas sealing
 - Ikeda (1988) epitaxial deposition
 - Smith (1996) CMP + film deposition
- Wafer Bonding Process
 - Anodic Bonding (1969) SOI, pressure sensor...
 - Fusion Bonding (??) pressure sensor.....
 - Eutectic Bonding (??) assembly, packaging....



Wafer (Device) Bonding Process

- Anodic Bonding
 - Temperature @~450°C, voltage @~1000 volts
 - Silicon (metal) to glass
- Fusion Bonding
 - Temperature @~1000°C
 - Silicon to silicon (glass, oxide)
- Eutectic Bonding
 - Silicon to metal (silicon to gold @~363°C)
 - solder! Metal to metal (gold to gold, copper to copper)*






FC150 – AUTOMATED DW BONDER

- ± 1 µm, 3σ Post-Bond Accuracy
- Die Bonding, Flip Chip
- Wafer-to-wafer Bonding
Capability up to 100mm Square
- Force up to 200 kg
- Temperature up to 450°C
Independent heating for chip and substrate
- High Process Flexibility






W/D BONDING PRINCIPLE



- Step 1
 - Upper device is loaded face down onto the bonding arm
 - Lower device is loaded onto the lower chuck
 - Looking through upper lens of the optics (blue path), the automatic alignment system or the operator locates and centers the marks or features of the upper device in the field of view
 - Looking through lower lens of the optics (red path), the automatic alignment or the operator aligns the marks or features of the lower device to the marks or features of the upper device
- Step 2
 - The bonding arm moves down to contact upper device with lower device and performs the bond according to the programmed bond profile

MEMS BONDING DIRECTION

Localized heating, bonding and deposition (only principle)



Many other possibility

Processi Tecnologici Fondamentali

MEMS BONDING DIRECTION



Advantages:

- Independent of MEMS processes
- Low temperature process at the wafer level
- Localized, high temperature bonding
- Material reflow to overcome the surface roughness problem
- Hermetic sealing
- SoC MEMS+IC

Processi Tecnologici Fondamentali


LOCALIZED HEATING

High temperature is confined



Temperature control


Advanced Packaging



M. Balucani

MEMS Seminario 181/211

Final Test



Burn-in Test




M. Balucani

MEMS Seminario 182/211

Surface Micromachining

Micromachining a Cantilever




M. Balucani

MEMS Seminario 183/211



Thin Film Deposition

- Chemical Vapor Deposition
 - Polysilicon
 - Silicon nitride
 - Silicon dioxide
- Thermal oxidation
 - Silicon dioxide
- Physical Vapor Deposition
 - Evaporation of metals
 - Sputtering of metals, dielectrics





Residual Stress In Thin Films

- Residual film stress
 - Microstructure
 - Thermal mismatch
- Compressive vs. tensile stress



Under compressive stress, film wants to expand. Constrained to substrate, bends it in convex way.






Under tensile stress, film wants to shrink. Constrained to substrate, bends it in concave way.



Stress Gradients



- Stress gradient: (+) or (-)





Lateral Resonator

- Electrostatic force is applied by a fixed drive comb to a suspended shuttle
- Motion is detected capacitively by a fixed sense comb
- Operated at resonance




M. Balucani

MEMS Seminario 187/211



Cross Section





M. Balucani

MEMS Seminario 188/211



Micromotor




M. Balucani

MEMS Seminario 189/211




Digital Micromirror Display



M. Balucani MEMS Seminario 196/211




DMD Fabrication



M. Balucani MEMS Seminario 197/211




MEMS Devices



M. Balucani MEMS Seminario 198/211




Hinge Process Flow



M. Balucani MEMS Seminario 199/211



Pop-Up MEMS




M. Balucani MEMS Seminario 200/211





Assembling Hinges

- Assembly using
 - Fluidic agitation
 - On-chip actuators
 - Magnetic forces
 - Surface tension of precisely located droplets





Pister group



M. Balucani MEMS Seminario 201/211



SCREAM Process



Shaw, MacDonald et al.

M. Balucani

MEMS Seminario 205/211



EFAB Technology

Ultra-precision freeform metal manufacturing technology for medical devices

Enables and enhances minimally-invasive procedures

Multi-layer process builds unlimited variety of complex, functional 3-D millimeterscale devices

Produces virtually arbitrary shapes, including internal features

Tolerances and minimum features sizes down to ~0.002 mm (0.0001")

Cost-effective:

Assembly can often be eliminated by building "pre-assembled" mechanisms with independent moving parts

Wafer-scale batch process builds 100s-1000s of devices at the same time



Articulated Biopsy Device

M. Balucani


MEMS Seminario 206/211



EFAB Process Flow

EFAB is an additive/subtractive process

Devices are "grown" layer-by-layer on a wafer from at least 2 metals: 1 is structural and 1 is sacrificial



M. Balucani

MEMS Seminario 207/211

SAPIENZA
UNIVERSITÀ DI ROMA

EFAB Process Flow
Esempi di Processi MEMS

Step 1 Pattern Deposition
Sacrificial Material
Substrate

After n Layers
Structural Material
Substrate
Sacrificial Material

Step 2 Blanket Deposition
Structural Metal

Final Structure After Etching Sacrificial Material

Step 3 Planarization
Completed First Layer

M. Balucani MEMS Seminario 208/211

SAPIENZA
UNIVERSITÀ DI ROMA

EFAB Technology
Esempi di Processi MEMS

Layer thicknesses can be optimized to reduce stair step-related roughness along the vertical axis.

Singol layer Z = 4-29 micron
N° Layer up to 50, typ. 15-20

M. Balucani MEMS Seminario 209/211

SAPIENZA
UNIVERSITÀ DI ROMA

Example of EFAB Technology
Esempi di Processi MEMS

M. Balucani MEMS Seminario 210/211



Example of EFAB Technology



M. Balucani

MEMS Seminario 211/211
